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1Development of a Planarization Process for the
Fabrication of ffl-V on Silicon Esaki Diodes
Michael J. Barth
Abstract—Esaki diodes are tunnel diodes with a very abrupt and
degenerately doped PN junction. This abrupt junction causes the
conduction bands to overlap, thus allowing for tunneling when a
small bias is applied. 111-V on silicon Esaki tunnel diodes offer
higher performance at lower power supplies compared to silicon.
A vertical mesa etch is used to isolate the Esaki devices from each
other. The etch results in a significant undercut below the gold
contact which can cause issues with electrical testing. When
probed the gold contact can short to the substrate. The solution
to this is the addition of a dielectric layer around the tunnel
diode. The dielectric layer will reduce the topography variation
caused by the mesa etch and prevent the metal contact from
shorting to the surface. Bisbenzocyclobutene (BCB) is a spin on
polyimide with a low dielectric constant (k = 2.5) and a high
degree of planarization.
The development of BCB planarization process allows for
better electrical testing of the Esaki diodes. Further, this BCB
planarization process can be incorporated into e-beam
lithography process and utilized in the fabrication of Tunneling
Field Effect Transistors (TFET) and Heterojunction Bipolar
Transistors.
Index Terms— Esaki Diodes, Bisbenzocyclobutene (BCB)
I. INTRODUCTION
F or many years semiconductor industry has been mainlyfocused on silicon. As technology has progr ssed the
industry is nearing the limits of silicon scaling. With ever
smaller feature sizes and more transistors per device,
traditional silicon scaling is approaching a wall. That wall is
power. With increase in the number of gates per chip, power
consumption has become a critical design factor. To overcome
these power challenges recent research has been focused on
alternative semiconductor materials such as Ill-V compound
semiconductors. Ill-V compound semiconductors offer the
advantage of good low and high field electron transport
properties. While the Ill-V semiconductors offer improved
device performance there are many more production
challenges associated with them when compared with silicon.
Ill-V compound semiconductors are more expensive and
difficult to process than silicon substrates. Recent research has
focused on incorporating the benefits associated with 111-V
semiconductor with silicon substrates.
The incorporation of Ill-V semiconductors on silicon
substrates presents several fabrication challenges. The
fabrication Ill-V based Esaki tunnel diodes on silicon
substrates utilizes an etch process to isolate individual devices.
This isolation etch or mesa etch results in a significant
undercut bellow the contact metal layer. The result of this
undercut is an uneven topography that can cause the metal
contact layer to short the diode to the substrate. Figure 1
shows two Ill-V Esaki diodes fabricated RIT. The diode to the
left shows a gold contact on top of a mesa, with severe
undercut. The diode to the right shows another diode where
the undercut topography variation has caused the gold contact
to break off of the diode mesa and short to the substrate
surface.
Fig 1. SEM Image of Esaki Diode Left- Esaki Diode with Undercut Mesa;
Right- Esaki Diode Where Gold Contact has shorted to the Substrate (1)
A dielectric layer is needed to reduce to topography
variation caused by the mesa etch and prevent the metal
contact from shorting the diode to the surface.
II. THEORY
Esaki diodes are tunnel diodes with a very abrupt and
degenerately doped PN junction. The abrupt junction causes
the conduction bands of the two doped regions to overlap.
This overlap allows for tunneling between the two regions
when a small biased is applied. An applied reverse bias on the
Esaki diode results in Zener tunneling. When a forward bias is
applied there is a tunneling component where the current
increases with forward bias. At a certain point the current
drops as forward bias is increased. The max current value
before the current begins to decrease, is referred to as the peak
tunneling current. The current continues to degrade as the
voltage is increased until the forward applied bias reaches a
certain value where the current will begin to increase again.
The minimum current before the current begins to increase
again is referred to as the valley current. The region where
forward biased is increased yet the current decreases is
referred to as negative differential resistance. Negative
differential resistance is a key characteristic of an Esaki diode.
In this region of negative differential resistance, tunneling is
the main current transport mechanism. The current decreases
as forward bias is applied due to the conduction bands passing
each other as the forward bias is increased. As the conduction
bands separate from each other the degree of tunneling
decreases. Following the valley point diffusion current is the
current transport mechanism. Figure 2 shows these different
regions of operation for an Esaki diode as current is plotted
against voltage.
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Fig 2. SEM Image Esaki Diode Regions of Operation.
Esaki diode performance is evaluated utilizing the
Peak to Valley Current Ratio (PVCR). A high PVCR is
desirable for logic applications and noise margin performance.
The higher the PVCR the more robust a device is against noise
in the input signal. For logic applications a PVCR of 2.0 is
needed. The PVCR is the ratio of the peak tunneling current to
the lowest tunneling current when forward bias is applied to
an Esaki diode. Equation 1 shows the equation used to
calculate PVCR.
PVCR=~~L
Iv
As seen in Figure 2, the peak tunneling current is the max
current at the onset of negative differential resistance; the
valley current is the current level when diffusion currents
begin to be responsible for carrier transport. CulTent density is
another parameter used to analyze and compare different
Esaki diode. Equation 2 shows the calculation of current
density.
I
A
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The current density is equal to the current through the diode
over the area of the diode. The current density can be used to
normalize electrical performance and compare different sized
Esaki diodes.
Esaki diodes have been fabricated in germanium and
in silicon semiconductor material systems. Ill-V
semiconductors combine a group III element with a group V
element to form a compound semiconductor. Ill-V compound
semiconductors offer improved device performance over other
material systems due to their excellent high and low field
electron transport properties. The electron velocity for 111-V
semiconductors is higher than that of silicon. The result of
which is ultra fast switching speeds at lower supply voltages.
Lower supply voltages equate to less power. While Ill-V
semiconductors offer improved device performance there are
limitations to their development. The crystal structure of ITT-V
semiconductors is very weak when compare to silicon. This
weak structure limits Ill-V semiconductors to substrate sizes
up to 100mm in diameter. Furthermore Ill-V semiconductors
are more expensive and rare than other semiconductor
materials like silicon. Silicon is the second most abundant
element on the Earth; the rarity of Ill-V semiconductors makes
them cost up 16 times more than silicon. Integrating 111-V
semiconductors with silicon substrates via epitaxial growth
allows for the combination of improved device performance
with strength, larger size substrates and processing capability
of silicon.
TnGaAs is an 111-V semiconductor that has been used
to fabricate Esaki Diodes on silicon substrates. A mesa etch is
utilized to isolate individual Esaki diodes from each other. The
isolation etch process uses sulfuric acid and hydrochloric acid
to etch away the InGaAs layer not masked by a gold contact.
However this isolation etch has a relativity low degree of
anisotropy. The InGaAs layers under the gold contact, which
compose the Esaki diode, are partially etched. This
undercutting of the material results in the possibility of the
gold contact shorting the diode to the substrate. Furthermore
the device sidewalls are exposed by the etch process. These
exposed sidewalls can create chemically active dangling bonds
and introduce surface states. These defects can lead to leakage
and long-term device stability issues (2). Benzocyclobutene
(BCB) layers have been used in Ill-V semiconductor
fabrication to provide a planarization layer and provide
passiviation of the sidewalls (2).
BCB has a dielectric constant of 2.5, which is lower
(1) than dielectric constant for silicon dioxide of 3.9. However the
silicon dioxide on Ill-V semiconductors requires a Chemical
Vapor Deposition (CVD) step. The CVD process used to
deposit silicon dioxide can lead to stress on the Esaki diode.
BCB is spin coat process with a low temp thermal cure
process. The spin coat and thermal cure process can be
adjusted to optimize stress on the Ill-V Esaki diode. Stress can
induce strain on the diode thus effecting channel performance
in the device.
BCB layers are generally applied through a spin
coating process followed by a curing step. The spin coating
process is one of the key factors to BCB planarization(2) properties. Varying the spin speed affects the thickness of the
polyimide coating. The higher the spin speed the lower the
thickness of the polyimide. BCB is a polyimide composed of
zC-)
3oligmers. When the BCB is heated during a post application-
baking step these oligmers crosslink causing the BCB to cure
(3).
The ability of the polyimide layer to reduce the
surface topography and planarize a surface is given by the
Degree of Planarization (DOP) as seen in Equation 3 (4)
DOP%= xlOO
I.> H1) (3)
Where H2 is the final step height of the topography features
following planarization while H1 is the initial step height of the
feature. The degree of planarization is affected by spin speed
(5)and the variable factors including molecular weight,
backbone rigidity, cure mechanisms, solvent volatility,
solution viscosity, solids content, feature dimensions,
processing and cure conditions(3). A single coat of BCB
offers an average degree of planarization of 84% (3). A two-
coat application increases the degree of planarization to an
average of 96% (3).
The BCB planarization process results in a significant
amount of BCB overburden. This overburden is a thick layer
that is on top of the isolated device mesa. To make contact to
the Esaki diode this overburden needs to removed up-to the
top of the mesa. A Reactive Ion Etch RIE process is utilized to
etch back the BCB and expose the top of the isolated device.
The chemistry used for this RIE process is typically fluorine
based. A common etch process utilizes 5:1 02/SF6 (5).
Another etch chemistry that can be used is an 80% 02 20%
CF4 mixture (3). Fluorine helps to attack the silicon based
BCB and increase the etch rate. Using oxygen plasma without
a fluorine component for the RIE can result in undesirable
amorphous silicon oxide forming on the surface of the BCB.
As a result of this the etching process becomes self
passivating, and the etch rate slows down and eventually
stops. The resulting Si02 layer is brittle and can lead to
cracking of the BCB film(6).
III. FABRICATION PROCESS
The initial stage of the process development focused
on device isolation. The device isolation etch using
H2S04/H2O2/H20 (1:8:80) was characterized on three Ill-V on
Silicon substrates as well as an InP substrate. Figure 3 shows
the substrates that were studies as part of this experiment. The
initial devices were defined using the Karl Suss MA55 for
contact lithography with HPR5O4 serving as an etch mask. A
screening experiment was preformed analyzing etch depth
versus etch time. Profilometer measurements and SEM cross
sections were taken to extract etch rate and undercut profile
data.
500 nm tnGaAs n-type> 5x10~~ cm~
~ 500 net InAlAs umtope0
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Fig. 3. 111-V on silicon tunnel diode substrates structure.
Following the isolation etch characterization the BCB
deposition process was optimized. The CSC hand spinner was
used for the coating of the Ill-V on Si substrates with the BCB
polyimide. The BCB was applied at 1000 rpm for one minute
yielding a BCB thickness of 2.5 microns. The curing bakes
were performed using hotplate at 180°C for one minute
followed by a 250°C bake in the Blue M oven for one hour.
Profilometer measurements and SEM cross-sections were used
to analyze the BCB deposition process for film thickness and
degree of planarization.
The next stage of the project involved the development of
the plasma etch of the BCB layer. The gas mixture, pressure
and power parameters of the plasma etch were optimized to
create a uniform and controlled etch. The LAM 490 Plasma
Etcher was used to etch the BCB in a SF6/O2 plasma. A full
factorial DOE consisting of 27 runs was preformed to
optimize 02 flow, SF6 flow and RF power.
A lift of resist process was used for the metallization
step. Two layers of LOR5A lift off resist were coated followed
by an HPR 504 top coat. A Karl Suss MASS contact aligner
was utilized to align the metal mask to the previously etched
mesa. Following alignment, exposure, and develop, gold was
deposited via thermal evaporation. The excess gold was then
lifted off using Nanoremover PG.
The final stage of the project combined all of the
optimized process parameters for device isolation etch, BCB
deposition, BCB etching, and metallization to build functional
Esaki Diodes. Following this the Esaki diodes were
electrically tested and compared to previous Esaki Diodes on
111-V substrates without BCB planarization layer fabricated at
Rochester Institute of Technology. Figure 4 summarizing the
Esaki diode fabrication process including the planarization
process.
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Fig. 4: Esaki diode fabrication with BCB planarization: (a) Define the Esaki
diodes via lithography, (b) isolate the individual devices via chemical etching
H2S04/H202/H20 (1:8:80), (c) seal the devices using a spin on BCB and cure
bake (d) etch back the polymer past the top of the Esaki diode in SFJO2
plasma (e) coat with LOR resist and then a top coat of HPR 504, (f) second
lithography layer defining contacts then deposit gold, (g) lift off the remaining
gold leaving completed diodes.
IV. PROCESS RESULTS
A. Device Isolation Etch
The device isolation etch using H2S04/H202/H20 (1:8:80)
was characterized on three Ill-V on Silicon substrates as well
as an InP substrate. Figure 5 shows the extracted etch depth
versus etch time. The etch rate was found to vary with the
layer of the device. The substrates have multiple different
layers of Ill-V material. These layers differ in doping and
concentration of In and Ga. The result of this that one layer of
the device may etch at a greater rate than another.
I
C
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The etch attacking the different layers of the device at
different rates leads to this unique hour glass etch profile.
Further seen in the SEM cross-section is the pn junction of the
Esaki diode. The pn junction is at the top 80 nm of the device.
In the SEM cross section this pn junction is the white region
on top of the mesa. This over etch past the pn junction
indicates that the etch can be limited to 10 seconds. This
reduced etch time will isolate the pn junction while
minimizing the undercut and initial topography variation
caused by the etch
B.BCB Etch
The BCB was etch in an oxygen fluorine plasma in the
LAM 490. A full factorial DOE was performed to optimize
SF6 gas flow, 02 gas flow and RF power, for a slow and
controlled etch rate. This yielded an optimized uniform BCB
etch with an etch rate of 280 nmlmin. This optimized recipe
has the following parameters; pressure of 325 mTorr, RF
power of 100 W, a gap spacing of 1.5 cm, 02 Flow of 100
sccms, SF6 Flow of 100 sccm
___ JI~1~J~-w~— F
(a) (b)
S~rnpk~, TO.)
Elth 1LSO~HOniO (I .5.1.0)
El~h Tini~~ 40 ~eu~S
(C)
Fig. 6. SEM- cross section of mesa etched in to TD 4. Etch time was 40
seconds. Sample etched in H2S04/H202/H20 (1:8:80).
1500
1000
500
C. Fully Fabricated Esaki Diodes with BCB planarization.
Using the optimized etch conditions an Esaki diode was
fully fabricated utilizing BCB. Figure 7 shows an SEM cross-
section of an Esaki diode with BCB layer
Time Es]
Fig. 5. Etch time versus etch depth for tunnel diode structures studied
This difference in etch rates is apparent in SEM cross-
sections. Figure 6 shows an SEM cross-section of TD4.
Fig. /. iu.~ cross-section. it..~ HUB ~...s in around the mesa and is planar to
the top of the mesa. The BCB supports the gold contact that extends out form
the mesa.
V. CONCLUSION
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Fig. 8. TD3 — TV curve. Extracted PVCR of 11.5.
Figure 7. shows that the BCB is somewhat planar to the mesa
and that the BCB is able to support the gold contact that
extends out form the mesa. The BCB has been able to prevent
the gold from shorting out to the substrate of the device.
Figure 8 shows the IV curve of the Esaki diode fabricated on
TD-3. As seen in Figure 8 the PVCR of the device was found
to be 11.5. This PVCR value is quite low. This substrate has
been found to yield a PVCR of 56 (7). This low PVCR
indicates that either plasma damage or an electrical short is
lowering the PVCR.
Upon further inspection with SEM cross-sectioning it was
found that there is a slight short along the pn junction. As seen
in Figure 9 the BCB is not exactly planar to the top of the
mesa. There is a small step height of about 5Onm. This step
height has allowed the gold to overlap the sidewall of the pn
junction. This problem of gold overlapping the pn junction
could be solved through shifting the location of the pn
junction in a subsequent substrate growth.
The BCB planarization process has been shown to isolate
and support the gold contact. Since Ill-V materials are dopants
in silicon, there is a risk of tool contamination in a silicon
based fabrication. BCB allows for a planarization and
dielectric process without the use of contamination sensitive
tools. The BCB planarization process can be used with optical
and e-beam lithography processes and adapted for use in the
fabrication of Tunneling Field Effect Transistors (TFET) and
Heterojunction Bipolar Transistors.
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6Collecting and Storing Wireless Power from a RF Source
Justin D. Blair
Department of Microelectronic Engineering, 82 Lomb Memorial Dr., Rochester, NY 14623
Abstract — This study involved transferring
power wirelessly through inductive coupling.
The goal was to create a receiver device capable
of powering a rectifying circuit and charging a
capacitor while being at least 20 mm away from
the transmitter device. This device should also
be capable of receiving power when separated by
non-conductive mediums other than air. The
study was successful at transmitting power
through an RF transmitter into an RF receiver
at voltage ranges of 1V — 14V and ranges of 0cm
— 20cm. It was able to charge an 80 nF capacitor
to 8.39 V and had a fall time of 573 ms.
VII. INTRODUCTION
X~,TIRELESS POWER over inductive coupling has
been in development for decades. Currently
there are few commercial products on the market
and most are related to charging mobile devices
consumers carry with them throughout the day.
Another area where this technology would be useful
is the medical industry. A pacemaker is a medical
device that regulates the patient’s heart and is
implanted under the skin. The device runs off a
battery and has a lifespan of 7 to 10 years. Every
time the battery runs out on one of these devices the
patient must undergo surgery to have a new battery
installed. If the pacemaker had a receiver device
attached to it that was capable of receiving wireless
power it could charge the battery through the skin
and increase the lifespan of the pacemaker, which
would reduce the number of surgeries the patient
would have to go through.
VIII. THE TRANSMITTER AND RECEIVER CIRCUITS
work two devices are necessary, the transmitter and
the receiver. One device is physically connected to
an external power source while the other receives
power from the other via inductive coupling of
coils.
A. The Transmitter Device
The circuit diagram for the transmitter device
used in this study is shown below in figure 1. The
device consists of an AC power source connected to
a current amplifier, which then powers the
transmission coil. The current amplifier has a +1-
15 V DC source supplied to the source of each BJT.
This device is designed to supply an AC signal to
the transmission coil with a very high current.
L2
B. The Receiver Device
Below in figure 2 is the receiver device circuit
diagram. This device has three major components:
the coil, the rectifier circuit, and the capacitor. The
receiver coil collects RF signal from the air and
21
Ri
13V~cc
0
Fig. 1. PSPICE circuit diagram of the transmitter device
For wireless power from inductive coupling to
7converts it to AC signal. This signal is fed into the
rectifier circuit, which consists of four PMOS
transistors. The purpose of the rectifier circuit is to
convert the AC signal to a DC signal. This signal
will then charge the capacitor.
C”5~
Shown below in figure 3 is a picture of the
fabricated setup. The transmitter device is on the
left and was constructed on a breadboard. The
transmitter coil is 75 mm diameter and has 50 turns.
On the right side is the receiver device. A PCB was
designed and fabricated for the receiver, as it was
the focus of this study. The receiver coil sits behind
it and is also 75 mm diameter with 50 turns.
coil dimensions. For both the transmitter and
receiver coil the diameter and number of turns were
varied to determine the maximum range while
maintaining a reasonable size. The coil diameter
ranged from 50 mm — 70 mm and the number of
turns from 5 to 50.
Voltage vs Distance Varying Coil
Diameter
C.
C.2.
C
C
at
C
2.
100
+R:75innt5O turns T:7Snun 50 turns ~R:50utrn SO turns T:S0mnt SO turns
~R:PCB coil T:75nstn 50 turns 40R:SOntnt 50 turns T:7lrnns SO turns
~~°~R:75iunt S turns T:7Srnrn SO turns R:75mm S ttirns T~7Sntm 5 turns
Fig. 4. Excel plot of voltage vs. distance for various transmitter
and receiver coils. Coil diameter was varied from 50 mm to 75
mm. The number of turns in the coils were varied from 5 to 50
turns.
The maximum voltage measured on the receiver
coil was 10.5 Vpp. This was captured using 75 mm
diameter coils with 50 turns on both the receiver
and transmitter device. These coils have an
operating range of about 50 mm and recorded a
voltage at a range of 200 mm.
B. Charging the Capacitor
The figure below (figure 5) is an oscilloscope
capture of the 8OnF capacitor on the receiver device
discharging. The maximum voltage on the
capacitor was 8.39 V and the fall time was 573 ms.
LI
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Fig. 2. PSPICE circuit diagram of receiver device
C. The Fabricated Setup
Fig. 3 Picture of the transmitter and receiver devices taken in the
test lab at RIT.
IX. MEASUREMENT RESULTS
Figure 4 is a plot of voltage on the receiver coil
vs. distance from the transmitter coil for various
A. Coil Dimensions
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Fig. 5. Oscilloscope capture of a discharging capacitor attached
to the receiver device. Vmax was 8.39 V and fall time was 573
ms.
C. Charging the Capacitor
Figure 6, shown below is an oscilloscope capture
of the receiver coil while it was placed 25 mm away
from the transmitter coil. In this setup the coils
were separated by water instead of air. This was to
simulate the implantation of the receiver device.
The recorded voltage was 5.55 Vpp, which was
discemable from the capture with air as the
medium.
wirelessly from a transmitter device to a receiver
device via RF. Other goals included being able to
charge a capacitor with this power and also being
able to transmit the power through mediums other
than air. Every task assigned was completed and
proved successful.
The device was capable of transmitting a
maximum voltage of 10.5 Vpp at no separation.
The device had an operating range of 50 mm and
was able to see a voltage at a distance of 200 mm.
This means that the device would be capable of
reaching a device implanted in the body.
The receiver device also operated properly and
was successful at charging an 80 nF capacitor to
8.39 V. The capacitor was recorded discharging
over 573 ms. This means the device would be
capable of charging the battery of an implanted
device while the transmitter device is supplying RF
signal to the receiver coil. This means the patient
could wear the transmitter device on their body
when they sleep and provide a trickle charge that
would increase the lifespan of the implanted devices
battery.
Finally the receiver coil was able to receiver 5.55
Vpp when separated from the transmitter coil by 25
mm of water. This means it will be capable of
transmitting power through the skin of a patient.
There was no discernable loss when transmitting
through water vs. air.
In conclusion, using wireless power through
inductive coupling to charge implanted device
should be possible. This technology could increase
the lifespan of implanted devices that run off of
fixed batteries and reduce the number of surgeries
the patient must under go to replace said devices.
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Fig. 6. Oscilloscope capture of the receiver coil when separated
from the transmitter coil by 25 mm of water. Vmax was 5.55
Vpp.
X. CONCLUSION
This study looked at the transmission of power
9Mask-less Crystalline Silicon Solar Cell (May
2009)
C.K Chan, R.E. Pearson
Abstract—A mask-less crystalline silicon solar cell was made
by using a surface texturing technique coupled with an oblique
aluminum evaporation. To achieve this, trenches with a steep
sidewall are mechanically grooved into the bulk silicon using the
KS 775 Wafer Saw. More importantly, metal evaporation with
the CVC evaporator at angles near parallel to the wafer surface
allows deposition to occur along the side of the trenches creating
the self-aligning front metal contacts. Of the four solar cells that
made it through the processing, only one solar cell showed diode
like 1-V characteristics. The dark conditions shows a diode 1-V
where current doesn’t flow with a negative applied voltage and in
the forward applied voltage, there is a turn on voltage around
O.6V, typical of a silicon diode. This is followed by an exponential
gain in current. The n value of the diode is under dark conditions
is 1.7. Under illuminated conditions, the I-V curve shows a
dramatic negative current for voltages below O.25V. This isn’t the
I-V curve of a solar cell but it does show that this device is light
sensitive. The other three solar cells made are resistors with
resistances of 4 L~, 2 LI and 19.2 LI for wafers 3, 4 and 5
respectively. The shorts on the solar cells are due to a non-
uniformly coated N-250 spin on glass (SOG) for the n+ layer on
the p type wafer. Air pockets remained in the trenches and kept
certain spots on the wafer surface to remain p. When the Al front
contacts and bus paste are applied to the solar cells, it creates the
p-n junction shorts. This was confirmed by breaking wafer 3 into
smaller pieces where one of the pieces had a uniform n+ layer
that showed I-V curves of a diode.
Index Terms— Diode, Lithography, Self-alignment, Silicon
Solar Cell
XI. INTRODUCTION
lectric power demand is continuing to increase
and is currently satisfied by Earth’s limited
resources, primarily oil. The Sun could supply most,
if not all the power demands of this world. This is
not currently done because of the payback cost of
solar cell fabrication relative to their efficiencies.
Manuscript received May 20, 2009. This work was supported in part by the
Microelectronic Engineering Department at the Rochester Institute of
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C.K Chan is with the Rochester Institute of Technology, Rochester, NY
14623 USA (e-mail: CKC9900@rit.edu).
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Crystalline silicon solar cells are one method to
convert solar energy into electrical energy.
Crystalline silicon solar cells typically require
patterning of the front metal contact through
lithography. A method to pattern and avoid
lithography for the front contacts is the self-
alignment of the front metal contacts. Fig. 1 shows
a schematic of both a simple solar cell and the
mask-less solar cell created in this project.
~,AI
a) Simple Solar (‘dl b) Mask—less Solar (‘eli
Fig. 1. Schematic of a) simple solar cell and b) mask-less solar cell
p
Al Al
A crystalline silicon solar cell has an n doped
region, and a p-doped region, to create a diode.
When a photon strikes the depletion layer within a
crystalline silicon solar cell, it generates an electron
hole pair which is separated due to the diode’s
electric field causing the electrons to go to the p
region and the holes to go to the n region. The
electrons and holes are then captured by metal
contact on either side. Antireflective coatings are
also typically applied to reduce the high reflectivity
of silicon. Fig. lb shows the schematic of a mask-
less solar cell. In this diagram you can see the
recessed trench and along the side of the trench
there is Aluminum, Al. In both schematics the only
pattern layer is the Al front contacts.
XII. THEORY
For this project, the trenches are physically
grooved using the KS 775 Wafer Saw. Fig. 2 shows
a diagram of the variables that needs to be
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characterized such as width of each trench, depth of
each trench, and the spacing of each trench. The
trench width is set by the thickness of the diamond
grit saw blade which was found to be approximately
200 Jim, while the spacing is set by the indexing
capability of the saw with deviations around 20 ~im
and trench depth is variable based on the recipe
with deviations of 20 tim.
Fig. 2. Cell structure dimensions
Other important characteristics of the trenches
that were investigated are the sidewall profile and
edge roughness of the cut. Fig. 3 is an cross-
sectional image of trenches without a steep
sidewall.
Fig. 4 is an SEM image of the wafer surface with a
groove showing a really rough wafer surface around
with the saw cut.
Both poor sidewall and rough surface was solved
by using a new wafer blade. Fig. 5 shows a image
of a wafer with hundreds of grooves cut into it.
Fig. 5. Wafer ~ h hundreds of grooves
An oblique angle evaporation was the second
process step that undergone extensive
characterization. The trench creation was necessary
to make this step work. Evaporated metal travels
linearly away from the metal source and if the wafer
is placed at an oblique angle, the evaporated metal
can adhere to the side of the trenches. This results in
self aligning metal. Fig. 6 is an illustration of how
the oblique angle evaporation works.
Fig. 6. Oblique angle evaporation
The CVC evaporator was used to perform the
oblique angle evaporation. A wafer holder was
created to hold a wafer at an oblique angle. Fig. 7 is
an image of the oblique angle evaporation setup.
Fig. 8 shows the controllable angle function of the
wafer holder.
Fig. 3. ross-sectional Image of a trench without a steep sidewall
Fig. 4. Cross-sectional —- - of a wafer surface with saw damage
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Fig. 8. Controllable angle evaporation
Two methods of characterization was done to
optimize the angle of the evaporation, SEM imaging
and electrical probing. Electrical probing was done
after growing oxide on the wafer with trenches
grooved followed by an aluminum evaporation
allowing for only electrical readings from the
aluminum. The optimized aluminum angle was
determined to be about 4 degrees.
XIII. MAJOR PROCESSiNG STEPS AND TREATMENT
COMBINATIONS
The major process steps for the solar cell are as
follow:
1. Trench Creation using the KS 775 Wafer Saw
2. RCA and SRD
3. Oxide Growth for a rear diffusion mask using
the Bruce Furnace
4. Top Oxide Etch using the Drytek
5. n+ Diffusion using SOG N-250 with the
Bruce Furnace
6. Oxide Etch
7. Front Contact Aluminum Evaporation
Oblique Evaporation
8. Rear Contact Aluminum Evaporation
9. Nickel Paste bus Interconnect
Wafers Trench Depth Sinter
1 5O~m No
2 50p.m No
3 110 IJ.m Yes
4 110 ~tm Yes
5 llOiim No
XIV. RESULTS
The following figures are I-V curves for wafers 2,
3, 4 and 5. Wafer 1 was scrapped.
Fig. 9 shows the I-V curve for wafer 2 under dark
and illuminated conditions. Under dark illumination
conditions, the diode shows a I-V where current
doesn’t flow with a negative applied voltage and in
the forward applied voltage, there is a turn on
voltage around O.6V, typical of a silicon diode. This
is followed by an exponential gain in current. The
diode ideality factor, n, is approximately 1.7. Under
illuminated conditions, the I-V curve shows a
at
Fig. 7. Oblique angle evaporation in the CVC
TABLE I
DIFFERENT TREATMENT COMBINATIONS
Fig. 9. i-v curves of a wafer 2 in dark and illuminated conditions
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dramatic negative current for voltages below 0.25V.
This isn’t the I-V curve of a solar cell but it does
show that this device is light sensitive. There is
definitely something occurring during the
illuminated conditions, giving the abnormal I-V
curve.
Fig. 10 shows I-V characteristics of the other three
solar cells as resistors with resistances of 4 ≤2, 2 ≤2
and 19.2 ≤2 for wafers 3, 4 and 5 respectively.
Shorts are occurring in this wafer resulting in a
resistor.
XV. ANALYSIS
An investigation into what went wrong for the
other 3 wafers leads back to the treatment
combinations. The only difference between the
wafers is wafer 2 had trench depths of 50 ~tm while
the other three wafers had trench depths of 110 ~tm.
The only explanation is that the shorts on the solar
cells are due to a non-uniformly coated N-250 spin
on glass (SOG) for the n+ layer on the p type wafer.
There is an increase likelihood for air pockets to
remain in the trenches and kept certain spots on the
wafer surface to remain p. When the Al front
contacts and bus paste are applied to the solar cells,
it creates the p-n junction shorts. Fig. 11 is an
illustration of how an air bubble could create the p
n junction short.
This was not considered a problem in the
beginning because SOG was assumed that it would
coat the trenches uniformly but for this topography
it wasn’t the case. Normally, SOG is used on a flat
or near flat topography. This could explain the
abnormal I-V curve under illuminated conditions
for wafer 2.
XVI. CONCLUSION
A mask-less solar cell was made using the
processes developed such as the trench creation and
oblique angle evaporation. Problems occurred with
the p-n junction shorts due to a non-uniform SOG
coat. In the future, a different technique to create
the p-n should be utilized to avoid the p-n junction
shorts.
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Fig. 10. I-V curves of wafers 3,4 and 5 showing resistor I-V characteristics
Fig. 11. Schematic Diagram showing the Creation of the p-n junction short
Fig. 11. A processed wafer
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Band-Pass SAW Filters on 128° Rotated Y-Cut
Black Lithium Niobate
Sean M. Dunphy
Abstract—128° rotated Y-cut Black Lithium Niobate is used as
a substrate material for the creation of simple one pass SAW
bandpass filters. Center frequencies between 100 and 300 MHz
were designed with varying aperture widths and designed
bandwidths. The S21 measurements were made with Agilent
Technologies E5071C, two port network analyzer, and were
compared to theory. Without considering the effects of the
asymmetric coplanar waveguides (ACPW) used to connect the
ground-signal-ground probes to the device under test (DUT) the
average distance between measured and theoretical data is
0.523dB, near the center frequency.
Index Terms—asymmetric coplanar waveguides (ACPW),
inter-digital transducer (IDT), polyimide, surface acoustic wave
(SAW).
XVIII. INTRODUCTION
J3 ANDPASS filters can be created on apiezoelectric substrate in a multitude of ways.
One such way is to rotate and cut the crystal such
that the direction of wave propagation becomes that
of the surface of the substrate. This allows for all
the energy to travel in one direction with relatively
low loss. The metallization of the surface in a
periodic array of positive and ground electrodes
allows for the distribution of a periodic charge
distribution to form across the surface. This is
transformed into a wave front and propagates along
the surface of the crystal [1]. The periodic array of
electrodes can be many different shapes and sizes
however the design space uses a basic LDT. The
devices tested comprise of two such devices and the
basic structure can be seen in figure 1.
Manuscript received May 20, 20d9~khis work was supported in part by the
ADIML at RIT.
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Fig. 1. The 2 IDT structure whose geometrical variables control center
frequency, bandwidth, and insertion lose.
This structure is the DUT; however a means to
probe the device is still needed. ACPW [2] were
used to connect ground signal ground probes to
each of the devices, such that each pair of fingers
was connected by one signal and one ground probe.
The final ground probe on each port is tied together
so both ports share an external common ground.
This still leaves stray acoustic waves propagating
passed the IDT structures and can possibly interfere
with measurements. Common practice is to use
acoustic absorbing material in order to dampen any
stray signals. For this design the choice of material
was a polyimide [3]. This process includes more
intense thermal processing increasing the chance of
wafer breakage since lithium niobate is a
pyroelectric material. The end result shows a
characteristic bandpass frequency response.
XIX. THEORETICAL OPERATION
In order to evaluate the performance of the
devices first the theoretical operation must be
calculated. This is accomplished by modeling each
part of the device and building up a circuit model to
include all of the parameters such that the reflection
coefficients can be calculated in a circuit equivalent
of the network analyzer. Ultimately this leads to the
characteristic S21 curves experienced in normal
operation. In order to this the characteristic response
of a single IDT must be evaluated.
The electrical response of the circuit
depends on all of the geometric factors of the IDT,
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as well as the material properties of the chosen
substrate. A simple case of alternating positive and
ground electrodes will be taken into consideration.
This arrangement is shown below in figure 2.
Fig. 2. JDT structure whose geometrical variables control center frequency,
bandwidth, and insertion lose.
By applying a voltage to one of the buses and
tying the other bus to ground, the frequency of the
signal can be swept in order to generate an acoustic
response in terms of frequency. The natural
response of the structure is shown to be closely
related to a sinc function, electrically appearing as a
band pass filter. The center frequency of this
function is simply determined by
f = vo / 2~(1)
Where ~ is equal to the distance between the centers
of two positive electrodes [4]. This is true for the
case where the distance between the metal lines and
the thickness of the metal lines are equivalent.
Another important quality of filters that is typically
defined when designing for filter applications is the
bandwidth. The bandwidth for these devices is a
function of the number of positive electrodes in the
IDT, denoted by N. The bandwidth for SAW
devices is typically measured by the first order zero
crossing in the sinc function which is given by,
Af= 2J?N
(2)
This then allows for the design of a single
function IDT to cause acoustic wave fronts to
propagate as a function of frequency. Since the
device is symmetrical these waves will propagate in
both directions along the surface of the crystal. By
placing another IDT in line with the wave it is
possible to receive the wave front and convert it
back into electrical energy, leading to the device
shown in figure 1.
The resulting electrical output is correlated to the
multiplication of the two sinc functions determined
by the geometries of each IDT. However in order to
tailor this response, the exact transfer function of a
single IDT must be evaluated. In order to get the
response of an IDT the charge distribution across
the fingers must be looked at.
Assuming that the electrodes overlap for an
infinite distance, and the number of positive
electrode to either side is large, one could say that
the distribution represents a rectangular square
wave. This approximation does not take into
account the end effects of the fingers, however even
with a small amount of electrodes the
approximation holds quite well. By Fourier analysis
of this charge distribution across one finger,
convoluted with an array factor, or the function of
repetition of positive electrodes, an acoustic
response could be generated. This model would be
quite tedious and difficult to solve for each pair of
electrodes. For this analysis only the first harmonic
of the J.DT will be looked at, in which case there is a
commonly accepted circuit model for a single IDT,
formed from approximations of the product of the
convolution.
V
Figure 4 shows the circuit equivalent of the
single IDT where Rs is the source impedance of the
signal generator, and the other terms will be
developed. The first term that will be explored is the
static capacitance represented by C~. This
capacitance represents the capacitance obtained by
the summation of the capacitances between the
fingers of the IDT. The analysis done assumes that
I%\4/. pVr
Fig. 3. Circuit Equivalent of a single IDT. [4]
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the length of the fingers is infinite, and N, the
number of repeat positive electrodes, is large. The
result used for the calculation then becomes
C~ = ‘WN(Eo +
(3)
Where C~ is a numerical constant based on
the physical arrangement of positive and ground
electrodes, for which in this case, is equal to one.
The value of (EO + 8~T) is a material based
parameter, and W denotes the aperture width, or the
overlap distance of positive and ground electrodes
The acoustic conductance can be calculate in
two parts, similar to the capacitance there is a
coefficient used to account for the physical
arrangement, however this value is also dependent
upon the order of harmonic resonance M. Overall
the acoustic conductance, or the inverse of the
ability for the crystal to propagate electrical signals
as acoustic wave-fronts, can be written as,
Ga(W) Ga(O)c)[5i11(X)/X]2
Where X is,
X = nN(w —
(5)
and Ga(O)c) is denoted as,
Ga(Wc) = Mw~(~o + EPT)2N2WFSGaM~~
(6)
For the cases used M will be equal to one,
this colTelates to a value of 2.871 for GaM~. ~s
denotes a material constant given by,
~s = K~/(Eo + 8~T)
(7)
Where K2 is the piezoelectric coupling
coefficient. The final part of the circuit model is the
acoustic susceptance. This can be found by taking
the Hilbert transform of the acoustic conductance.
The result of this analysis is approximately,
Ba(W) = Ga(Wc) (sin(2X) — 2X) / 2X2
(8)
These values complete the circuit model for a single
IDT.
In order to complete the circuit model in a testing
situation the ACPW needs to be accounted for in
the circuit model. This can be added to the circuit
model of a single IDT through the calculation of the
characteristic impedance, length, and basic
transmission line theory. However, the
characteristic impedance of these lines becomes
quite complex with the addition of the width of the
ground lines. Therefore a simpler analysis with the
ground lines being considered infinite is
implemented. For the design the ground strips are
approximately an order of magnitude wider than the
signal line in order to assure this approximation.
The input impedance could then be shown to be,
Zo [3O7t((1+Er)/2)~1”2] * K’(ki)/K(ki)
(15)
Where the function K is the complete elliptical
integral of the first kind, and k1 is comprised of the
signal line width and line to ground spacing [2].
With this in place it is possible to design the
ACPW to match a 50 ohm resistance, which when
tested would not be seen by the network analyzer.
When comparing the impedance mismatch of the
transmission line it becomes apparent that any
change in imaginary impedance is based on the
length of the transmission line. In the design space
being used the length of these lines is on the order
of 1OO~im. When comparing the relative error
introduced it becomes apparent the transmission
line is insignificant in the circuit model if the
impedance is matched and the length kept relatively
short.
Ignoring the ACPW it is possible to calculate p,
the inherent mismatch, of the DUT. This can be
done using the circuit model of a single IDT. This is
justified because the devices are electrically isolated
and when modeling the second IDT, an ideal
current source can be used which is based on the
propagating acoustic wave that is established. Once
this is established only the transfer function of the 2
IDT pair needs to be evaluated. In this case the
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transfer function is the square root of each acoustic
impedance multiplied together. However a phase
shift needs to be incorporated based on the distance
between the two devices. Then the S21 can be found
in the usual manner by finding the function of the
power delivered to the load which will be denoted
as H, and is a function of frequency.
S21 = —2Olog{IHj * Ii +pjj
(16)
This yields the entire response of the fabricated
devices to compare to measured data.
XX. FABRICATION
Fabrication of these devices were done in a
limited number of steps in order to minimize any
handling of the wafer and
thermal processes. The substrates undergo an
aluminum evaporation process yielding
approximately 7000A. The wafer then undergoes
conventional contact lithography in order to define
the IDT and ACPW structures. The metal lines were
define by a wet etch process and the resist stripped
by an 02 plasma. The next step is to define the
polyimide acoustic absorbers using similar
lithography techniques, followed by a slow curing
process. However, for this run wafer breakage had
accord before the final cure. This completes the
entire process for creating the bandpass devices. An
example device fully fabricated is shown in figure
4.
XXI. RESULTS
In order to obtain results the Agilent
Technologies E5071C, two port network analyzer is
connected to a Cascade Microtech M150 probe
station equipped with ground signal ground probe
heads. Full two port calibration must occur
including, short, open, through, and broadband
loads. The measurement technique uses a 10 kHz
bandwidth and measurements were taken from 100
to 300 MHz over 1001 points in 4 seconds. It is
critical to use a narrow bandwidth and slow
transition times in order to obtain accurate results.
The S11 of the devices were measured first in order
to obtain information about the designed ACPW a
sample measurement could be seen in figure 5.
Fig. 4. Fabricated bandpass device with ACPW.
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Fig. 7. Measured S21 around center frequency with varying aperture widths.
The S21 can then be measured for each of the
devices across a reasonable frequency range. Figure
6 shows the S21 data for the same device in figure 5.
Due to the sheer volume of data points and the
symmetric nature of the device around the center
frequency it becomes useful to plot data near the
center frequency to compare different devices.
Figure 7 compares the data from similar to devices,
with the same metalized pitched, and bandwidth, at
different aperture widths.
XXII. CONCLUSION
The fabricated devices had undergone multiple
measurements. The matching of the S11 curves
between measured and theoretical shows very close
behavior over all devices. The theoretical analysis
used did not account for the ACPW used to connect
from the network analyzer to the DUT. Any
mismatch between the network analyzer’s internal
resistance and transmission line impedance would
result in drastic differences in S11 curves. The
modeling and design of the ACPW is accurate and
can be safely ignored in the analysis.
The S21 measurements made showed that an
intrinsic noise floor is reached at approximately -
50dB. Since measurements were made in reference
to OdBm this correlates to approximately lOnW.
The noise in the test environment was measured
separately and similar results were obtained
confirming the noise floor. Therefore evaluation of
device performance is done around the center
frequencies at data points above noise. The
calculated absolute average distance between the
theoretical and measured data is 0.523dB. The
model used is accurately able to predict device
behavior over a large range of frequencies within
the first harmonic of the devices operation and can
be used for future design.
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Photodiode Development for fluorescence spectroscopy applications
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Abstract-- Two photodiode architectures were
designed, built, and tested for comparison for
implementation into a fluorescence
spectroscopy, or fluorometric, system. All
devices were fabricated on 4-inch, N-type
silicon substrates. The photodiodes presented
were tested for responsivity and response time,
two main factors judging effective
incorporation in fluorometric applications.
The planar photodiode excels in responsivity
due to the device’s large active-area; however,
high junction capacitance greatly hinders the
response time. The lateral photodiode had
much lower junction capacitance than the
planar, but exhibited lesser responsivity due to
the decreased active area size. The lateral
photodiode was chosen as a candidate for time-
resolved measurement due to the fast response
of the device. Due to the responsiveness to
low-light, the planar photodiode is chosen as
the candidate for incorporation in
fluorometric systems relying on irradiance
measurement for operation.
Keywords: Photodiode, Fluorescence Speciroscopy,
Fluorotnetty, Silicon, Responsivity, Response Time
I. INTRODUCTION
Fluorescence spectroscopy is a lucrative
technique used heavily in medical,
industrial, and environmental applications.
[1] Oxygen sensing via fluorescence
spectroscopy, currently being developed by
the author and the RIT Electrical
Engineering Department, requires the use
of oxygen quenching fluorophores,
fluorescent materials sensitive to oxygen
concentration, as well as excitation and
recording devices to induce and measure
the fluorescence. Photomultiplier tubes
(PMTs) are commonly used as recording
devices in fluorescence spectroscopy;
however, PMTs, historically, are expensive
and require large external power-supplies
to operate, making the sensor unavailable
to the average consumer. The use of low-
cost, silicon photodiodes provides an
excellent approach to decreasing the value
of fluorescent oxygen sensors and
expanding the use to a wider client base.
Two silicon photodiode architectures are
presented in hopes of maximizing sensor
responsivity while minimizing junction
capacitance and dark current.
Silicon photodetectors historically
exhibit maximum responsivity at roughly
900nm due to the photonic absorption
properties of the silicon lattice. The
photocurrent generated through the
conversion of photonic energy to electric
current is amplified using a current-to-
voltage, or transimpedance, amplifier.
This amplifier operates on the feedback
response of the photocurrent when
combined with an operational amplifier in
order to simulate normal operating
conditions of a photodiode circuit.
Response time is extracted from a
transimpedance setup; however, the
resistance used in the amplifier can be
detrimental to response time.
II. THEORY
A. Fluorescence Spectroscopy
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Optical analysis is a powerful tool for the
characterization of materials. Fluorescence
Spectroscopy describes a method in which
an analyte is studied based on the
fluorescent emission exhibited by UV
light-excitation of the analyte, or a separate
material sensitive to the analyte.
Fluorescence quenching operates on the
principle of energy exchange between
fluorescing particles and non-fluorescing
particles. The oxygen sensor currently in
development in conjunction with the RIT
EE Department utilizes Tris(2-
2 ‘bipyridal)dichlororuthenium(II) as an
oxygen indicator. In the absence of
oxygen, the fluorescing of ruthenium-
particles is un-impeded, leading to
maximum fluorescent output. In the
presence of oxygen, vibrational-induced
fluorescence energy is transferred to the
oxygen atom which halts, or “quenches,”
the fluorescence phenomenon. This
reaction is shown in Fig. 1. The quenching
effect of fluorescent materials also affects
the lifetime of the fluorescent signal. Like
intensity quenching, the lifetime will
decrease with higher oxygen
concentrations.
~c~—c~ ~
- IndIcatorEmELs Oxygen MoleCUle Ener Transfer
lnolcatxrExcrtedEy Floenescence Snnkesln&etxr ~Oxygen
Fig. 1. Dynamic fluorescent quenching by
oxygen atom through collisional energy
transfer
The light power resulting from
fluorescence spectroscopy is often low due
to the un-equal conversion between
absorption and emission. [3] The device
receiving the fluorescent signal must be
able to record low- intensity light (high
responsivity), as well as short lifetimes
(fast response time), given the specific
application requirements.
Photodiodes operate as a PN-junction
diode. When a photon of light enters the
silicon lattice, the energy involved can
cause an electron to be ejected, leaving an
electron-less charge, or hole, behind. Fig.
2 depicts the generation of electron-hole
pairs in silicon. Once the electron and hole
are freed, they will travel to respective
contacts, electrons to the anode and holes
to the cathode; this movement generates
the photocurrent of the device.
Electron-hole generation is the driving
force behind photodiode operation. As
more photons enter the silicon lattice, more
electron-hole pairs are generated, leading
to larger photocurrents and more-
pronounced signals.
The region created at the junction of P+
and N+ dopants is known as the depletion
region. The depletion region is an area of
neutral charge and high electric-field which
greatly accelerates electron-hole charges
generated inside the region. Photons
absorbed in the depletion region will
generate a much larger signal than photons
not absorbed in the region.
Responsivity of a photodiode is defined
in terms of photocurrent resulting from a
spec~Ic wavelength of light. Wavelength
directly colTesponds to the penetration
depth of the photon in silicon, with longer
wavelengths penetrating deeper. It is
possible, given the correct architecture, to
tailor the depletion region of the device to
a specific wavelength — greatly increasing
the responsivity of the photodiode to that
energy, as shown in Fig. 3.
P-Type N-Type
Electron-ho
Electrons to Pos pair gen.
Holes to Neg.
ecident Light
-F
Depletion Region
Fig. 2. Photon absorption and photocurrent
generation
B. Photodiode Design and Operation
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Fig. 3. Photonic absorption of silicon and
tailoring of depletion region depth to match
wavelength
Junction Capacitance is proportional to
the size of the depletion region but
inversely-proportional to the electric field
inside the region. As junction capacitance
increases, the time from photon absorption
to signal output increases. For a fast
response time, the junction capacitance of
the device must be kept at a minimum.
C. Photodiode Architectures
Performance
Lateral photodiodes are built by
generating alternating wells of P+ and N+
doped silicon, leaving small gaps between
each well to form the depletion region.
Fig. 4 displays the cross-section
representation of the lateral photodiode.
Fig. 4. Lateral photodiode cross-section
with metrics
Since the depletion region is formed on the
surface of the device, wavelength
selectability is not possible for the lateral
architecture.
Planar photodiodes are built from a bulk-
implanted region in silicon. The active
area is large, increasing the photoactive
surface area, but also increasing the
junction capacitance. Fig. 5 displays the
cross-section of the planar photodiode.
So, ,4 TEOS Anti-Reflective Coating
Implant Region Width )
‘.. Pt-Well
Fig. 5. Planar photodiode cross-section
with metrics
The depth of the active-well implant can be
tuned to modify the depth at which the
depletion region is formed. This provides
the planar photodiode with wavelength
selectability which will result in a much
higher responsivity for the wavelength
energy corresponding to the junction depth.
VsJ~7P~Th
- Small Junction - No inherent
Capacitance
- Fast Response - Low responsivit
Time
- Large Jun
- Tunable Capacitance
Depletion Depth - Slow Respi
- High Responsivity Time
Planar
Table 1 provides a comparison between
photodiode architectures in terms of
responsivity and response time — two
valuable factors in fluorescence
spectroscopy.
All devices are constructed on 4-inch, n
type silicon substrates. The substrates are
cleaned through the RCA-clean process at
fabrication start and before each thermal
stage. This practice reduces contamination
of the tools and promotes defect reduction
on-wafer through substrate cleanliness.
A designed experiment is created to test
device performance across a variety of
design changes. Table 2 provides the
designed experiment for each device.
N-Type Wafer
N-f Backside implant
and TABLE I
COMPARISON OF PHOTODIODE ARCHITECTURES
Architecture Advantages ________
Lateral A - selectability
III. PROCESS
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* Specifications shown in Fig. 4
** Specifications shown in Fig. 5
Each device was created on a single die,
so both architectures could be fabricated at
the same time.
LATERAL PLANAR
P ___
Define Active Area — Isolate Individual Devices
II
. S 000000000
N+Implant ________________
000000000
____ P+ Imp’ant
•u•u
P+ Implant
Implant Active Regions — Defines Architecture
r~uT~rHri
Backside Implant and Well-Drive — Activate Dopants
Deposit and Pattern Aluminum Contacts
I 17 Ol I ~ —:
Backside Aluminum Deposit (for Planar Device only)
Fig. 6. Fabrication process flow for
photodiodes
Implanter at a dose of 5x1015 cm~2 for
phosphorus and 4x1014 cm2 for boron,
respectively. Before dopant activation, a
100 nrn TEOS (Tetra-Ethyl Ortho-Silicate)
film is deposited to serve as an anti-
reflective coating for the devices. A high
temperature thermal step is performed to
both anneal the TEOS film and activate the
implanted dopants. Using a metal
evaporator, aluminum is deposited on the
top and bottom of the substrate and
patterned for form contacts for the devices.
A final anneal is performed to sinter the
aluminum and finalize the fabrication
process.
Testing of the photodiodes are performed
in the RIT Device Test and
Characterization Lab. Table 3 explains the
tests performed to characterize the devices
on-wafer.
TABLE III
LIST OF TESTS PERFORMED TO CHARACTERIZE PH0T0DI0DE5
Test Performed Tool
I-V Characterization
Responsivity
C-V Characterization
HP4145 Parameter Analyzer
OL-750S Spectroradiometer
MDC C-V Test Station
From the tests described in Table 3, both
architectures are characterized for
responsivity and response time (through
capacitance-voltage). The ideality factor
of each device is calculated from the
results of the I-V characterization.
IV. RESULTS AND DISCUSSION
Both photodiode architectures were
fabricated successfully following the
processing sequence shown in Fig. 6. The
I-V characteristics and subsequent ideality
factors of each device is shown in Fig. 8
and Table 4, respectively.
The fabrication process for the lateral and
planar photodiodes is shown in Fig. 6. A
0.5 jim thick oxide was used to separate
each device. Blanket implants are
performed using the Varian 350D Ion
Architecture
Lateral
ImplantFinger
Width*
-30, 5Opm
- Finger Implant
Gap*
-50,100 pm
- Implant Region
Width**
-1.0, 1.5 mm
Planar
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p.
-0.2
-0.4
-0.6
-0.8
Fig. 8. I-V characteristics of lateral and
planar photodiodes
The ideality factor determines the source of
photocurrent in the device.
I
5-
8.
Table 4 explains that lateral photodiodes,
with ideality factors close to 1, are mainly
dominated by diffusion current, while the
planar photodiodes, with ideality factors
close to 2, are dominated by recombination
current.
Fig. 9 shows the result of spectral
responsivity testing on the planar and
lateral devices. The planar responsivity is
twice the magnitude of the lateral, directly
echoing the theory and making the device
suitable for low-light applications.
- r r - - I
-20 -18 -16 -14 -12 -10 -8 -6 -4 -2 0
Voltage (V)
Fig. 10. c-v characteristics of lateral and
planar photodiodes
Fig. 10 gives the current-voltage
characterization of the two architectures.
As shown, the lateral photodiode has lower
inherent capacitance due to the smaller
active area created between the
interdigitated implants. A smaller
capacitance reduces the response time of
the device. Therefore, the lateral
photodiode responds faster than the more-
responsive planar.
For use in low-light applications, the
planar photodiode is the obvious decision.
However, for applications that require a
time-resolved measurement of
fluorescence, a lateral photodiode would be
needed.
Lateral
0.8 Planar
0.6
Dunk Current @ OV Bi~~
Luterul 2.7nA
0.4 - Pinnur = 3nA
0.2
0
051-
r—punur
Lateral
0.4
0.3
a. 0.2
d ~ _______
-2 -1.5 -1 -0.5 0 0.5
Applied Voltage (V)
0.1
500 600 700
Wavelength (am)
800 900 1000 1-
Fig. 9. Responsivity of lateral and planar
photodiodes
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TABLE IV
IDEALI~ FA~ORS OF INDIVIDUAL DEVICES Idea/i
_________________Device _______ tylArchiteCture Specifications Factor
Width: 30 pm, _______
Gap: 50 pm
Width: 30 pm,
Lateral Gap: 100 pmWidth: 50 pm,
Gap: 50 pm
____________________Width: 50 pm,
Gap: 100 pm
Implant
Region Width:
Planar 1.0 mmImplant
Region Width:
1.5 mm
0.2 -
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Two photodiode architectures were
designed and fabricated to determine
applicability for use in a fluorescence
spectroscopy system. The planar
architecture had greatly increased
responsivity due to the tuned depth of the
depletion region and larger-area implant,
making it the prime candidate for low-light
applications. The smaller depletion
regions in the lateral photodiode greatly
decreased junction capacitance and
response time. Time-resolved fluorometry
would benefit from using the lateral
photodiode.
Through designing, building, and testing
t~vo photodiode architectures, the
performance of each can be molded to fit
both measurement methods of fluorescence
spectroscopy.
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A Walking Silicon Robot
(May 2009)
David W. Grund Jr., Lynn F. Fuller(Advisor)
Abstract—The goal of this project was to design and
implement a MEMS process for the creation of a walking
silicon robot using the equipment available at RIT. An attempt
was carried out to create a mobility system based on the
thermal expansion of polyimide joints as demonstrated by
Ebefors. The designed process was successfully implemented
through the oxidation of the joint surfaces. Issues with the Al
resistor and polyimide lithography prevented the successful
completion of the rest of the process.
Index Ter,ns—MEMS, robot,
XXIII. INTRODUCTION
OBOTICS is the integration of systems for
obility, sensing, actuation, processing, and
power to produce a machine that can accomplish
a task. Robots are used for performing tasks that
demand high accuracy, that are highly repetitive
or dull, and that are dangerous to humans. Micro-
robotics is the design and creation of robots on
the sub millimeter scale. Creating micro-robotics
systems decreases costs and increases reliability.
The objective of this project was to design and
implement a MEMS process for the creation of a
micro-robotic mobility system.
The planned mobility system was based on the
thermal expansion of polyimide joints as
demonstrated by Ebefors. [1] Fig. 1 shows an
image of the leg created by Ebefors, while Fig. 2
shows a close up of the polyimide joints. This
system was chosen over other propulsion
methods for three reasons. The first reason is that
it is capable of moving at appreciable speeds. The
second reason is that such a mechanism does not
require the robot to be on a specialized surface.
Finally such a system has also been demonstrated
to have the ability to carry significant loads. [1]
XXIV. LEG ACTUATION
The leg actuation of such a system is due to the
fact that the joint grooves etched in the substrate
are wider at the top then at the bottom as seen in
Figure 3. During curing of the polyimide, the top
of the joint shrinks a greater absolute distance
than the bottom causing the leg to rotate out of
the substrate plane (Fig. 3). Later during heating
the polyimide similarly expands more at the top
than at the bottom, rotating the leg back towards
the substrate. The angle of the leg alpha, with
respect to the substrate plane, is given by the
following equation [2], where N is the number of
joints, e is the shrinkage during curing, and alpha
T is the thermal expansion.
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a = 2. N[90° _5474° arcsin(cos(54.74°). (1—6+ ar AT))]
XXV. PLANNED PROCESS
The planned process is given in Table 1.
Diagrams of the process steps are provided in
Figure 4. The process was successftilly
implemented as follows through step 11. The
wafers first have a SOOA pad oxide grown on
them followed by the deposition of isooA of
LPCVD nitride using the standard factory recipe.
Next the wafers go through contact
photolithography and are patterned with the joint
grooves mask. The nitride in the exposed areas on
the wafers is then etched in the LAM-490 using
the FACNIT recipe edited to 4 minutes of etch
time (no over etch). The underlying pad oxide is
then removed by a 1-minute dip in 10:1 BOE etch
followed by a 5 minute rinse and SRD. The resist
is then put through the standard resist strip
followed by SRD. An RCA clean is then done to
ensure a clean surface. The joint grooves are then
etched in KOH at 75°C for 42 minutes to get 50
jim deep joints. The wafers then go through a
special decontamination clean of 5:1:1
H20:H202:HC1 at 70°C for 20 minutes. (Manual
Process Bench 2) This is followed by a 10 mm
rinse and an RCA clean. A 1.5 jim wet thermal
oxide (Recipe 170 — 1100°C 4hr 46mm) is then
grown in the Bruce Furnace.
Fig. 4. Diagram of Soft baked and Cured
Polyimide Joints [3]
Table 1 — Proposed Process
Action
1 Get Wafers
2 Grow 500A Pad Ox
3 Deposit 1500A Nitride LPCVD
4 Photo 1: Joint V Grooves
5a Etch oxynitride, 1 mm BOE dip, rinse, SRD
5b Plasma Etch Nitride — LAM-490
6 Wet Etch Pad Oxide, Rinse, SRD
7 Strip Resist
8 Etch V-grooves in KOH
9 Decontamination Clean
10 RCAC1ean
11 Grow 1.5um Thermal Oxide
12 Photo 2: Metal Liftoff
13 Sputter lum Aluminum
14 Ultrasonic Liftoff
15 Coat Polyim ide
16a Evaporate Thin Aluminum
16b Photo 3: Polyimide
17 Coat ProTEK or Black Wax
18 Photo 4: Backside Etch
19 Plasma Etch Nitride — LAM-490
20 Wet Etch Pad Oxide, Rinse, SRD
21 Strip Resist
22 Etch Backside in KOH
23 Decontamination Clean
24 RCA Clean
25 Dice Robot
26 BOE etch to release legs, rinse, air dry
27 Remove ProTEK or Black Wax
28 Cure polyimide
29 Test
XXVI. PROCESS CHALLENGES
A. Metal LUloff
Initially a lift off process for creating the
aluminum resistor, which was to heat the
polyimide, using ImageOn solid negative resist
was planned. This method was chosen because
the use of a solid resist would prevent having to
directly pattern into the joint trenches.
Unfortunately, the resist would not adhere to the
substrate during develop as seen in Fig. 5.
B. Metal Lithography
Subsequently it was decided to instead first
sputter aluminum and then do lithography and
etch. This method was chosen over attempting to
do a liftoff using a liftoff liquid resist due to
expected issues with pooling and thickness
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variation along the trench walls. Doing
lithography after the aluminum deposition would
provide greater process latitude because any resist
thickness would be acceptable. This method was
first attempted using HPR5O4 positive resist
coated at 5000, 3000, and 1500 RPM. Issues
found at all three speeds included waving and
edge breaks as seen in Figures 6a and 6b
respectively.
Fig. 4. Diagram of process steps, Gray=Si, Blue=Si02, Orange=Si3N4,
B1ack~AI, Red~PoIyimide, Green=B lack Wax or ProTek
It was then attempted to use AZ9260, a thick
resist, to overcome the edge break issues. The
coat recipe would deliver approximately a 10 um
thick resist layer on a flat wafer. The waving
issue was reduced, but despite the thickness the
edge breaks were still present. It was then decided
to take some SEM images to try and determine
the reason the resists were not continuous over
the edges. It was found that there was indeed a lip
at the edge of around a half a micron as seen in
Figure 7. This helped to explain the issue with the
HPR5O4 resist but not with the thick resist. It was
then decided to try to use an even thicker resist
coat by double coating the AZ9260. This proved
successful in coating over the trench edge but
would not properly develop away as seen in
Figure 8. It is believed that the age of the resist
d it to be functional.
eOn Adhesion Failure
;sues (a) waves (b) edge breaks
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to Fig. 11
Fig. 9. Al mask on top of Polyimide, Pre Polyimide Etch
At that time it was decided to move on and try
the rest of the proposed process starting with the
polyimide. This process also proved to be
troublesome. A thin Al coating of 1-2 KA was
evaporated on top of the polyimide. HPR5O4
photoresist was then spin coated on the SVG
track using the standard coat recipe without any
HMDS or a soft bake. The aluminum is then
etched leaving behind aluminum to mask the
polyimide etch as seen in Fig. 9. It was learned
that the wafer must be processed through to
etching at least the Al or outgassing will mildly
distort the Al surface. It was also learned that the
wafer must not go through any baking steps
subsequent to coating the Al or outgassing will
severely distort the surface making it impossible
to align to. Any baking also causes the polyimide
to etch more slowly as seen in Fig. 10 compared
The major issue with the polyimide etching was
that the thin aluminum coating was being
removed during the etching of the polyimide in
developer as seen in Figures 10 and 11 compared
to Fig. 9. Baking increases the amount and rate at
which the Al is removed. Unfortunately there was
not enough time or polyimide left to find a
solution to this issue. It is hypothesized that the
thinness of the aluminum coating and reasonable
adhesion to the polyimide caused it to be
removed along with the polyimide. A further
experiment would use a thicker aluminum that
would hopefully prevent its breakage.
Fig. 10. Baked Polyimide, 4th 50 sec develop
Fig. 8. AZ9260 double coat successfully covers trench edge but is not
removed properly by developer
C. Polyimide Lithography and Etching
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XXVII. CONCLUSION
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An attempt was carried out to create a mobility
system based on the thermal expansion of
polyimide joints as demonstrated by Ebefors. The
designed process was successfully implemented
through the oxidation of the joint surfaces. Issues
with the Al resistor and polyimide lithography
prevented the successful completion of the rest of
the process.
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Fig. 11. Unbaked Polyimide, 4h 50 sec develop
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A Simulator for EUV Lithography Mirrors
Thiago S. Jota
Absiraci— The design of a simulator for EUV lithography
mirrors is presented. A method of computing the expected
value of reflectance and transmittance in stratified absorbing
media with rough interfaces, based on Jay Eastman’s matrix
formalism for scattered fields, was developed. In addition, a proof
of principle experiment confirmed process feasibility for EUV
mirror research at RIT.
Index Terms— EUV lithography, simulation, stratified media.
I. INTRODUCTION
A DEQLJATE EUV source power for high-volume maimfacturing (HVM) remains an unresolved probl m with
direct impact on scanner throughput and cost of ownership.
Feasibility demonstrations of the technology are not enough.
unless cost-efficient exposure methods are developed. EUV
patterning of critical layers in 22 nm SRAM cells has been
recently reported by IMEC Ill, one of the two unique recip
ients of the ASML EUV alpha demo tool, shown in Fig. I.
These systems, which operate at the wavelength of 13.5 nm,
can deliver only about 5 wafers per hour (wph) for a 120
W source, It is estimated that HVM operations at 100 wph
will require 200-25() W. However, according to the ITRS,
obtaining a source power beyond 180 W at intermediate focus
is a “difficult challenge” 121.
Improvement of the economic prospect of EUV lithography
may be attained by also directing efforts to the study of’ power
transfer efficiency for every component that interacts with
the beam. The goal was to describe by statistical means the
reflectance and transmittance in an arbitrary absorbing stack,
containing non-ideal interfaces, as illustrated in Fig. 2. The
objective was to apply a generalized form of Jay Eastman’s
formalism for scattered fields and obtain the expected value of
those radiometric quantities. The possibility of transmittance
simulation is included to allow use in other applications.
II. STRATIFIED ABSORBING MEDIA wim ROUGH
INTER FACES
This is a theoretical extension to the pioneer work of Jay
Eastman [31. My contribution is Eq. 11—14, a method of
computing the expected value of reflectance R. and transmit
tance T. Expansion of those metrics into their fundamental
components reveals a common pattern, color-coded in Eqs. 8—
10. The generalized expression in Eq. 11 was differentiated
until the pattern in Eq. 12 was identified. With this knowledge,
it is possible to write a simulator that computes E [1?] and
E (7’] for arbitrary interface profiles and any precision.
This work is part ol the senior design project requirement for a 13S. degree
in Microelectronic Engineering at Rochester Institute of Technology (RIT).
The results were presented at the 27th Annual Microelectronic Engineering
Conference on May 12, 2009 at RIT in Rochester. NY.
T. iota is with the Microelectronic Engineering department at Rochester
Institute ol Technology in Rochester. NY.
Fig. I: EUV alpha demo tool (courtesy of ASML).
in—I ni
E
Fig. 2: Obliquely incident, diffusely reflected, and diffusely
transmitted radiation. The incident medium must be trans
parent, whereas the stack and the substrate can be absorbing
materials. Note: a = 1 — 6 and c~ = ~3 for EUV ,\. The reader
is directed to http://henke.lhl.gov/ for optical constants.
The electric field amplitude is obtained with Eq. 1.
Note that >‘i,’ and f, are the Fresnel coefficients, ~ =
— ih.(~. ~) (‘OS iI~~ ± (711 — COS 1)1. and ~i =
(~ t — ii >) cos * (iii — ill1) cos t9j. The partial
derivative of Eq. 1 with respect to the interface profile f~ and
evaluated at 0 is given by Eq. 6. It is used to compute expected
values in Eq. 13 and 14, following the algorithm in Eq. 12, an
implicit form of the n-th derivative. The procedure is iterated
to deliver an arbitrary series precision.
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Ill. MATLAB GUI: A WALKTHROUGH
The main GUIs are shown in Fig. 3. This design allows the
setup of’ complex stacks within minutes.
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Fig. 3: Core GUIs.
IV. PRooF OF PRINCIPLE EXPERIMENT
A sample, consisting of two bilayers of Mo and Si on
a Si substrate, was prepared. The target thicknesses were
25.5 A and 43 A, respectively. They were based on a well-
known design from Lawrence Livermore National Laboratory,
containing 40 hilayers [4j. Thus, the purpose of this exper
iment was to acquire hands—on experience in manufacturing
techniques that pertain to EUV mirrors, rather than developing
a novel mirror design. It is very difficult to thermally evaporate
Mo. due to the fact that ii is a refractory material. The
method of choice was c—beam evaporation (instead of DC
magnetron sputtering, reported by LLNL). It was assumed that
thickness monitoring performed with the aid of a quartz-crystal
oscillator was sufficient for this experiment, but it turned out
not to he the case. Due to the dimensions of the layers. in-
house characterization was not possible. With the assistance
of Micron Technology and IBM. high-resolution transmission
electron microscopy (HRTEM) and x-ray reflectomeiry (XRR)
were performed.
IIH’i)lQlU’(’ I. I~ ‘(1 111111: ~~dI’1l)1L1)
~ [0] ,-\ tuinl
P’ru~ 110 Si ci wi III’)’
E~Z
~
111)14’. ~
Slibstrato ~( )
2,11) lhl-o S J,’ta [cs
(a) Illumination, multilayer stack, and substrate setup.
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V. Rt~suLTs AND ANALYSIS
Fig. 4 shows the XRR model against experimental data
(intensity vs. ~/2O). A reasonable agreement was initially
assumed. However, the thickness obtained for the topmost
silicon layer was very small compared to the target thickness.
Further verification required HRTEM imagery, displayed in
Fig. 5. Significant thickness discrepancy was then confirmed,
and the native oxide was also detected. A comparison is shown
in Table 1.
w/20
Fig. 4: XRR of two hilayers of Mo and Si on a silicon substrate
(courtesy of IBM).
Fig. 5: I-IRTEM of two bilayers of Mo and Si on Si (courtesy
of Micron Technology).
Thickness Inmi
Stack Target XRR HRTEM
Si 4.3 1.0 7.0
Mo 2.55 3.0 4.!
Si 4.3 5.4 5.5
Mo 2.55 3.0 4.3
Native Oxide 0 (1.0 1.3
Si Substrate ao o~ ~x
There is an apparent need for thickness monitoring revision
at the CHA c-beam evaporator. Either the quartz crystal has
to he replaced or the tooling factor needs to he adjusted. In
spite of the discrepancies observed, feasibility of the process
has been demonstrated.
Finally, a sample simulation in Fig. 6 demonstrates the
potential of the method presented here. The assumptions were
based on the reported mirror quality.
Fig. 6: Simulation assumes a variance of ~ = 0.001 [niii2]
for all interfaces. Conditions: unpolarized illumination, t); =
5 ~ = 43.4 A, and ~ = 25.5 A, The reference matched
is 141.
in practice, all interfaces will he different. Measurements
that characterize each interface allow the calculation of’ a
confidence interval for the interface profile variance, which
is one of the inputs of the GUI.
Vi. Cor~ci~usior’~
A method of computing the expected value of reflectance
and transmittance in stratified absorbing media with rough
intethtces was introduced, and a simulator for EUV lithog
raphy mirrors was validated. Process feasibility for further
research at RIT was confirmed, hut calibration of the c-beam
evaporation system is required.
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Fabrication and Characterization of Solar Cells
on p-type Si and p/p+ Epitaxial Si
Nathaniel Kane, Student Member, IEEE
Abstract—Solar cells were fabricated at the Semiconductor
and Microsystems Fabrication Laboratory at Rochester
Institute of Technology on bvo different substrates. Standard
polished p-type Si and a substrate consisting of a 15 ~tm p-type
epitaxial Si built on a p+ substrate Si wafer. In addition, on the
epitaxial Si both diffusion and ion implantation were used for
doping. Using both epitaxial Si and ion implantation created
solar cells that outperformed the diffusion and p-type Si solar
cells.
Index Terms—solar cells, epitaxial silicon
XXVIII. INTRODUCTION
HE Microelectronic Engineering Department
at RIT offers an elective course in
photovoltaics, as well as outreach programs for
K-12 teachers and students to gain exposure to
semiconductor processing through the fabrication
of a solar cell. In an attempt to improve cell
performance, devices were built on p-type Si
substrates and p/p+ epitaxial Si which were
generously donated by Eastman Kodak Company.
The p-type Si substrates had a resistivity of 25 ≤2-
cm while the p/p+ epitaxial wafers consisted of a
15 jim epitaxial layer with a resistivity of 5-6 ≤~-
cm on top of a p+ substrate with a resistivity of
0.0 1-0.02 12-cm. The solar cells fabricated on the
epitaxial wafers should perform better due to a
back surface field (BSF) and reduced diffusion
distances. For the p-type Si, spin-on dopant was
used. For the epitaxial wafers, solar cells were
built with either spin-on dopant or ion
implantation.
N. Kane is with the Microelectronic Engineering Department at
Rochester Institute of Technology, 82 Lomb Memorial Drive, Rochester,
NY 14623 USA (e-mail: nxk8525@rit.edu)
XXIX. EXPERIMENTAL PROCEDURE
A. Standard Process Flow
The process flow for the solar cells is fairly
simple as the primary goal is to introduce
semiconductor processing to either teachers or
students. In addition, a large solar cell is
fabricated so that it can be seen without
magnification. First, a field oxide of
approximately 5000 A is grown on the wafers.
Using contact lithography, a large circular area is
etched to provide an active region. Following a
clean step the active area is then doped using
spin-on dopant and it is diffused at 950°C for 30
minutes in wet 02. This oxide is etched and an
anti-reflective oxide is grown at 950°C for 132
minutes in dry 02 to obtain an oxide thickness of
950 A. A coating of lift-off photoresist is spun on
the wafer followed by a coat of photoactive
photoresist. Contact lithography is performed in
order to pattern the aluminum. Aluminum is
sputtered for 2500 seconds at 1000 W. The lift
off step is then performed to remove the
aluminum. The wafers then are sputtered on the
backside to the same conditions to form the
backside contact. Lastly, the wafers undergo a
sinter process at 450°C for 18 minutes in an
N2/H2 forming gas.
B. Ion Implantation
On some of the epitaxial wafers, an ion
implantation step was done instead of spin-on
doping. This step occurred after the wet oxide
growth. An implant was performed at a dose of
1x1016 atoms/cm2 at an energy of 6OkeV. The
goal of this step was to provide better uniformity
of dopant across the wafer as well as create a
shallower junction that would occur as the drive
33
in occurred while the anti-reflective oxide was
grown.
XXX. RESULTS
A. Overall Results
Figs. 1 and 2 show a completed p-type Si and
p/p+ epitaxial Si wafer respectively. In Fig. 2,
leftover aluminum from the lift-off process can be
seen. This was due to an error in the lithography
process where not enough lift-off resist was able
to be coated on the larger 6-inch wafers.
r
Fig. 2 Completed 6-inch p/p+ epitaxial wafer. Large amounts of
aluminum are visible on the outside protective oxide. This was
caused by not enough lift-off resist being deposited on the wafer.
The samples did not experience any adverse effects due to this.
This wafer underwent ion implantation.
B. F-type Si Solar Cells
The solar cells fabricated on the p-type Si
performed similarly to devices previously
fabricated using the same process [1]. Fig. 3
shows the I-V characteristic of the solar cells. The
top curve represents operation in no light
Quantity Value
V0~ 0.60 V
‘Sc 3.0 mA
PM~~ 0.60mW
FF 0.33
P~/Area 26.1 mW/rn2
Area of the device is 0.023 m2.
conditions, the middle curve represents operation
in room fluorescent broadband light conditions
and the bottom curve represents operation in
room light as well as an additional Xe light
source. The tests were performed in this was as
they mimic the testing done for the outreach
program.
IF
These devices exhibited a high amount of series
resistance. In addition, there is only a 4%
difference in the current flowing in the device
from complete dark conditions to maximum light
conditions. Table 1 shows the relevant data
obtained from testing including fill factor (FF).
C. P/P+ Epitaxial Si, Standard Process Solar
Cells
These devices performed better than those
processed on p-type Si. However, there still was
a large amount of series resistance as seen in
Fig. 4. This cause is unknown.
TABLE I
P-TYPE Si SOLAR CELL PERFORMANCE
i mA)
Fig. 1 Completed 4-inch p-type wafer. This wafer underwent the
standard process flow.
1 00.
20.0
I dl
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Fig. 3 I-V characteristic of p-type Si solar cells.
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Fig. 4 I-V characteristic for p/p+ epitaxial Si solar cells using
spin-on dopant.
There is a 7% difference between the dark and
bright light current in these devices, a large
improvement over the standard p-type Si. Table 2
shows data extracted from these devices.
TABLE 3
P/P+ EPITAXIAL Si SOLAR CELL PERFORMANCE
Quantity Value
V0~ 0.50 V
‘Sc 4.6 mA
P~ 1.16mW
FF 0.50
P~/Area 50.4 mW/rn2
Area of the device is 0.023 rn2.
D. P/P+ Epitaxial Si, Implant Process Solar
Cells
The solar cells fabricated on the p/p+ Epitaxial
Si using ion implantation performed the best of
the three splits of wafers. There was very little
series resistance and the solar cells more closely
resemble diodes. Fig. 5 shows the I-V
characteristic of these devices.
0
/
~
- — — -C — —
- -~- -~
—
- - — - — —
- — — - —
-100.0 .__..__ —
-450.0 0
VF 150. Oidiv (mY)
Fig. 5 I-V characteristic of plp+ eptaxial Si implant process solar
cells.
These devices exhibit very good characteristics.
The difference between dark and bright light
current is 8%. Table 3 shows all of the pertinent
data obtained from the devices. For these solar
cells, the fill factor is much higher than the other
devices proving that it is functioning much more
efficiently.
XXXI. CONCLUSIONS AND FUTURE WORK
The completed solar cells exhibited response to
light. It appears that a BSF was created in the
epitaxial samples leading to better performance
versus standard p-type Si. In addition, a change to
ion implantation shows a decrease in series
resistance in the solar cells. The devices
TABLE 2
P/P+ EPITAXIAL Si SOLAR CELL PERFORMANCE
Quantity Value
Voc 0.57V
‘Sc 3.4mA
P5~ 0.76mW
FF 0.39
P51~/Area 33.0 mW/rn2
Area of the device is 0.023 m~.
fabricated on the p/p+ epitaxial Si are the first
such solar cells fabricated on that kind of
substrate at RIT.
More work should be done to optimize the
junction depth as well as metal thickness. These
were not optimized in this process. Other work
should consider using a smaller cell size to
minimize series resistance effects and to use a
IF
I mA)
100.
20.0
(di
IF
(mA)
100.
20.00
Idly
SI 0.
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subtractive aluminum etch as opposed to lift-off
processing to ensure no extraneous aluminum is
left on the wafer.
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A New 6” Metal Gate PMOS Process
Jessica Marks
Department ofMicroelectronic Engineering
Rochester Institute of Technology
Rochester, New York 14623
Abstract—This paper presents the development, fabrication, and
testing of a new 6” Metal Gate PMOS process. The new 6-inch
Metal Gate PMOS process is an upgrade from the 4-inch Metal
Gate PMOS process, which is the process currently used at RIT
for the IC Technology course as ivell as the Short (‘ourse. The
upgrades include the use of 6-inch wafers from 4-inch wafers,
four levels per mask lithography instead of one level per imiask
lithography, ion implant instead of spin on dopant, and the
number of control wafers was reduced from five wafers to three
wafers. Development and fabrication of the 6-inch Metal Gate
PMOS process are discussed, as well as the testing of the devices
on the chip. The overall process was determined to be
successful, yielding working devices, and is suitable to be used in
thefuture with the IC Technology course and the Short Course.
Index Terms- Metal Gate PMOS, RIT
I. INTRODUCTION
As technology moves forward, devices are becoming
smaller and the wafers upon which they are being created
are becoming larger. This suggests that there is a need for
the option of processing on 6-inch wafers in addition to 4-
inch wafers. The Rh Metal Gate PMOS process has an
overlay design rule of 10 ~tm and is easily within the
capabilities of the SMFL toolset. The process almost
always produces working components. Using prior course
knowledge, alternative processing methods were able to be
determined for the substitution of steps such as the spin-on
p-type dopant to ion implant as well as creating jobs and
utilizing masks with four lithography layers per mask on
the Canon stepper.
II. PROCESS DESIGN
A. Process Details
The starting material is an n-type wafer, resistivity of 5-
20 Ohm-cm, with a <100> orientation. The specific
process details include four design layers with four
corresponding lithography levels: the masking oxide,
diffusion, contact cut, and metal. With regards to the
lithography levels, there is a 10 ~im overlay tolerance. The
p+ source and drain regions are ion implanted. There are a
variety of components within the Metal Gate PMOS mask,
including digital logic (NAND gates, multiplexors, NOR
gates), transistors, Van der Paw structures, CBKR’s, and
integrated circuits. Results include plots that confirm the
correct operation of each test structure; IV curves for
resistors, the family of curves for transistors, and digital
output waveforms for logic. A cross-section is shown in
Figure 1.
Fig. I. Cross-sectional view of a PMOS transistor. [1]
B. 4-Level Per Mask Lithography
A key component in designing the process was to utilize
four-level per mask lithography. This method puts four
lithography levels on one mask, shown in Figure 2. This
specific type of mask is able to be used with the Canon
Stepper, which is an i-line, 5X reduction stepper capable of
processing 6-inch wafers. Using the set-up of four layers
per mask saves money, time, and inventory. However, the
downfall may be that the chip size is 10 mm by 10 mm
from 20 mm by 20 mm. [2]
Fig. 2. Mask with four lithography levels
C. Ion Implant
Another key component in designing the process was to
switch from using the spin on dopant process to ion implant
in the source and drain region. Ion implanting reduces
processing time since the spin on dopant process requires
additional processing steps, such as the application of the
spin on dopant and a pre-deposition step, which is an
additional furnace step.
A special consideration to take into account with ion
implant is that it produces a shallower junction depth. A
too shallower junction depth would pose problems with the
subsequent field oxide growth since silicon dioxide growth
not only consumes silicon (approximately 44% of the oxide
thickness), but also depletes boron from the silicon at the
Si/5i02 interface. [3]
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Simulations were used to model the ion implant and
subsequent field oxide growth steps for various dose and
power combinations. The resulting parameters used were
to use a boron dose of 2x1015 ions/cm2, at an energy of 60
KeV, shown in Figure 3. This results in a 6.5 minute per
wafer implant on the Varian 350D implanter.
4..—
4 --
H,
Fig. 3. on implant simulation
With regards to an implant mask thickness, the existing
masking oxide (5000 A) would be sufficient. Additionally,
the photoresist used to pattern the source and drain areas
could be etched off before the implant, which could allow
for a higher power to be used if necessary.
D. Control Wafers
Reducing the number of control wafers is beneficial due
to the fact that control steps are processed on device wafers
and are disposed of after they have been used. This is
another step that saves money. The previous 4-inch Metal
Gate PMOS process utilized five control wafers and this
number is reduced to three with the 6-inch Metal Gate
PMOS process. Table 1 shows what each wafer was used
for.
TABLE 1
CONTROL WAFER USES
4-inch Process 6-inch Process
-Masking oxide etch rate Top half
-Minimum masking oxide -Masking oxide etch rate
thickness -Minimum masking oxide
Cl thickness
Bottom half
-Junction depth after implant
-Sheet resistance after implant
-Junction depth after pre- -Junction depth after field
C2 deposit oxide
-Sheet resistance after pre- -Sheet resistance after field
deposit oxide
-Junction depth after field -Junction depth after gate oxide
C3 oxide -Sheet resistance after gate
-Sheet resistance after field oxide
oxide
-Junction depth after gate
C4 oxide
-Sheet resistance after gate
oxide
C5 -Determine fast and slow etch
rates
To begin with, CS was not needed as it was used to
determine the etch rate of spin on dopant on oxide. Also
determined was that Cl could be split into a top and bottom
half. The top half was used to perform the step etch to
determine the masking oxide etch rate and the subsequent
minimum masking oxide needed. The bottom half could be
used to determine the junction depth and sheet resistance
after the implant, which is what C2 was used for previously.
III. FAILURE ANALYSIS
A. Incomplete Contact Cut Etch
After the first run was complete, testing was performed
to determine whether or not the devices worked, deeming
the process successful. This initial testing, shown in Figure
4, proved there was an incomplete contact cut etch. This
resulted in no contact between the metal and the p+ regions
due to the remaining field oxide.
Fig. 4. Incomplete contact cut etch results
In order to fix this, the wafers were reworked by
removing the metal and redoing the contact cut lithography,
etch and metal steps.
B. Oxide Degradation
Although the rework was successful in creating
operating devices, not all regions of the wafer worked
successfully, nor did transistors smaller than a certain
length and width in all of the working regions. Through
electrical results and microscope inspection, it was
determined that there was an issue with the gate oxide,
more specifically the degradation of the gate oxide resulting
from the rework process. This factor affected the operation
of the resistors post-rework and the operation of the various
devices. Due to this, rework should be avoided and a
rework process compatible with the Metal Gate PMOS
process should be developed.
Fig. 5. Image of oxide degradation
IV. VERIFICATION TESTING
A. PMOSFET
This test consisted of creating a family of curves for
various PMOSFET transistor sizes. The goal of this testing
was the main determinant as to whether or not the process
was successful. Figure 6 shows the actual transistor used
for testing. Figure 7 shows the family of curves using the
previous 4-inch process while Figure 8 shows the family of
curves using the new 6-inch process for comparison.
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Fig. 6. PM0SFET L~~40pm W~80pm
Pig. 7. Family of curves for 4” Metal Gate PMOS process with spin on
dopant
Fig. 8. Family of curves for 6” Metal Gate PMOS process with ion
implant
B. Inverter
The next test involved an inverter, shown in Figure 9.
This inverter was designed using two PMOSFETs. The
designed gain for this specific inverter was 2 V/V, but the
testing showed it was approximately 3.56 V/V, shown in
Figure 10. The difference may have been due to the oxide
degradation issue or the design.
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Fig. 10. Inverter test results
B. XOR
The digital logic test of an XOR was performed. The
specific XOR tested consisted of four NAND gates, shown
in Figure 11. In PMOS, logic high is a 0 and logic low is a
1. The output of an XOR should be “low — high — high —
low”, but the test resulted in an output of “low — high — high
— zero”, where the zero may be taken to be high or low, this
is shown in Figure 12. The possible errors may include the
XOR design, a design using NOR gates may been more
successful, or once again the oxide degradation issue.
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Fig. 12. XOR Test Results
B. Resistor
A resistor, shown in Figure 13, was also tested yielding
interesting results. When no substrate bias was applied, as
should be the normal testing, the resistor behaves
characteristically as a diode, shown in Figure 14. If a -10
Volt bias is applied, the resistor behaves as it should; very
linear with an intercept thought the origin, shown in FigureFig. 9. Inverter
15.
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zig. 14. Resistor behaving characteristically as a diode.
Fig. 15. Resistor results when using a -10 V bias
V. CONCLUSION
A new 6” Metal Gate PMOS process has been developed
that features ion implanted p-type regions, plasma etch, 4-
level per mask lithography using the Canon stepper and a
new sequence for control wafers. The process was shown
to yield working devices and students taking the IC
Technology or the Short Course will use this process in the
future.
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Low Temuerature Junction Formation in Silicon
Andrew McCabe
Microelectronic Engineering
Rochester Institute of Technology
25 February 2009
Abstract— The goal of this project was to examine the low
temperature formation of silicon P-N junctions on SOl
substrates. P+N and N+P diodes were fabricated with
several different dopants at various implant doses. The
effects of the silicon thickness were also examined. Existing
theories of low temperature phosphorous solid-phase epitaxy
(SPE) were verified through this study.
XXXII. INTRODUCTION
Currently in the display industry, the trend is towards higher
integration of electronics required to run the display onto the
TFT backplane. Currently the processes that are used in
industry are low-temperature poly-silicon (LTPS) processes.
Transistors fabricated using LTPS do not have the
characteristics, mainly field-effect mobility, necessary to
integrate the electronics that are necessary onto the backplane.
By using a crystalline semiconductor bonded to a glass
substrate electronic integration is possible.
Previous experiments have been performed at RIT
regarding both low-temperature and high-temperature dopant
activation, and junction integrity. This project is focused
mainly on low-temperature processes because high-
temperature dopant activation is already well characterized.
Previous work on low temperature dopant activation has been
performed at RIT [2,3].
The goal of this project is to provide some new data on
dopant activation, and junction integrity that will in-turn yield
better results for the low-temperature CMOS process run at
RIT. This project continues on the previous work done at RIT
while exploring new doping schemes and providing further
insight of the electrical characteristics of the solid-state
devices effected by these annealing methods at low
temperature.
In this experiment thin-film lateral diodes were fabricated
on SOI substrates using different doping and
pre-amorphization schemes. Each substrate consisted of a
silicon thickness that varied from 650 to 1500 angstroms. The
various regions of silicon film thicknesses on the SOI
substrates were created by using sacrificial thermal oxidation
and a nitride diffusion barrier, a process similar to the local
oxidation of silicon (LOCOS) isolation found in early CMOS
technologies. The different treatment combinations were
characterized by examining the sheet resistance via the
Van der Pauw method and examining diodes ideality factors.
XXXIII. THEORY
In the thin-film transistor (TFT) industry there are
low-temperature constraints during processing that are not an
obstacle in nonnal high-temperature CMOS processing. The
TFT process at RIT does not exceed temperatures of 600 °C
because of constraints imposed by the glass substrate. Due to
this constraint, achieving acceptable levels of dopant
activation becomes difficult. There are many methods for
increasing dopant activation efficiency. The technique that is
commonly used is called solid phase epitaxy (SPE). SPE is
when the substrate can re-grow by layer-by-layer epitaxial
realignment beginning from an amorphous/crystalline
interface [1]. For SPE to occur, an amorphous layer needs to
be created. Phosphorous and arsenic implants can
self-amorphize the silicon because of the size and mass of the
ions. Boron, being a smaller ion, does not amorphize the
silicon at the required dose. To circumvent this issue, a
pre-amorphizing implant is used (co-implants). Once
amorphized and implanted the wafers need to be subjected
elevated temperatures for SPE to occur. SPE occurs between
500-600 °C. The rate at which the silicon re-crystallizes is
proportional to the anneal temperature [1]. During the process
of re-crystallization, most of the dopant atoms that are in the
amorphous regions are incorporated into the silicon lattice as
substitutional donor or acceptor sites. It is currently believed
that the re-crystallization of an amorphous phosphorous layer
occurs from a bottom seed crystal while boron may occur
from either the top or bottom or both. If there is no seed
crystal for epitaxial regrowth the film with stay amorphous.
The assumption is that the thicker silicon thicknesses will
show re-crystallization while the thinnest will not because of
the lack of a seed crystal below the amorphous region caused
by the implant. The process for making lateral diodes is
similar to making diodes on bulk silicon. The major
difference is that the lateral diodes are isolated on a silicon
mesa. During SPE all of the damage is annealed out except
the end of range implantation damage that is below the
amorphous/crystalline interface [1]. For high-temperature
processes these end-of-range defects at the junction are not an
issue because they will form <311> clusters and dissolve at
--800 900 degrees Celsius, but for low temperature processes
they need to be minimized.
XXXIV. PROCEDURE
The first step of this project is to fabricate silicon steps of
varying thickness on four SOT wafers so that thin film
annealing mechanisms involved in the re-crystallization of
phosphorous, arsenic, and boron can be understood. Using a
process similar to LOCOS isolation, a staircase of different
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silicon thicknesses was fabricated. The thicknesses ranged
from 60 nm to 150 nm. The process is shown in Table I on
the following page.
Table I - Silicon Sten Formation Process
Step Process
Deposit 500A LTO Pad oxide (to preserve
1 original silicon thickness)
2 “Densify” in dry 02 for 1 hr at 1000C
3 Deposit 1500A LPCVD Nitride
4 Oxidize nitride surface at 1000C
5 Level 1 Litho
6 Etch oxy-nitride in BOB
7 Strip Photoresist
8 Etch Nitride in Hot Phos.
9 Etch oxide in BOB
10 Furnace run 1 (67 minute soak)
11 Level 2 Litho
12 Etch Oxide and oxy-nitride in BOB
13 Strip photoresist
14 Etch Nitride in Hot Phos.
15 Etch thermal oxide in BOB
16 Furnace run 2 (191 Minute Soak)
17 Level 3 lithography
18 Etch oxide and oxy-nitride in BOB
19 Strip photoresist
20 Etch Nitride in Hot Phos.
21 Etch Thermal oxide in BOB
22 Furnace run 3 (65 mm soak)
23 Etch oxide
24 Etch all nitride
25 Etch all oxide
Once fabricated, the SOI step wafers will be used to make
lateral diodes. Three of the SOI wafers had have N+P diodes;
one wafer with two different doses of phosphorous, and two
wafers with two different doses of arsenic. The arsenic and
phosphorous-based N+P diodes will be made at two different
doses to compare both activation and junction integrity.
Doses of lx 1015 cm2 and 2x1015 cm2 will be used. Arsenic
doses greater than 2x1015 cm2 were not be used because
previous work [2] shows that arsenic activation begins to
decrease as the dose gets higher due to clustering. For the
fourth wafer, P+N lateral diodes will be fabricated. Since N-
type SOT wafers are not readily available a counter-doped
P-type 501 wafer will be used. The implant to counter-dope
the wafer will be 2x1011 cm~2 phosphorous implant at
100 KeV. The fourth wafer will also explore different
pre-amorphization schemes with Boron. The wafer was
masked in two halves, one which received a fluorine pre
amorphization and one having silicon pre-amorphization. All
of the wafers were be annealed at 600 °C for 1 hour. All
treatment combinations are summarized in Table II.
Table II - Treatment Combinations
TC Dopant Wafer # Dose
1 Phosphorous 1 lx 1015 cm2
2 Phosphorous 1 2x1015cm2
3 Arsenic 2 lxi 015 cm2
4 Arsenic 3 2x1015cm2
5 Boron w/Si 4 2xlO’5cm2
6 Boron w/F 4 2x10’5cm2
Simulations for the counter-doping and step formation are
shown in Figs. 1-3 on the following pages. These simulations
also compare a 120 minute high temperature anneal after
counter-doping implant versus no anneal. These simulations
show that a separate high-temperature anneal is not needed to
activate the phosphorous because the step-making process
contains thermal energy to provide full activation and a evenly
diffused dopant concentration profile throughout the entire
film thickness. The simulation also shows that when the
silicon is thicker the net dopant concentration is lower. This
result is expected because diffusivity of phosphorous into
oxide is low; the phosphorous just piles up at the Si/SiO2
interface. The difference in body doping between the thickest
and thinnest silicon thicknesses is —~8xi0’5 cm3 which will
cause a difference in the series resistance of the diodes. Since
it is known that the series resistance will change due to the
dopant segregation, it can be accounted for in the final
analysis.
Figure 1: Silicon Step Process Simulation (Dashed Line Shows Cutline for
Figures 2 and 3)
X-Location (tim)
Figure 3: Final simulated dopant profile for non counter-doped silicon steps
From the characterization of the diodes it is possible to
determine if the N+ implanted regions have fully re
crystallized or not. The process for making the lateral diodes
is shown in Table III. A process cross-section is shown in Fig.
Step Process
1 RCA Clean
2 Deposit Screen Oxide (For counter doped
wafer only) 1 000A
3 Counter Doping implant (For counter doped
wafer only) P3’ 2x10” cm2 100 KeV
4 Strip Screen Oxide (For counter doped
wafer only) in BOE
5 Fabricate Silicon Steps (See Table II)
6 Litho 1 Mesa Definition
7 Etch Mesa
8 Strip Resist
9 Deposit Screen Oxide (500A)
10 Litho2
I I P+ or N+ contact implant
- B” 4x10’~ cm2@ 17 KeV
-P31 4xIO’5cm2@55 KeV
12 Strip Resist
13 High Temp Anneal
14 Litho3
15 P+ or N+ Junction Implant
- B” @ 17 KeV
- P3’ ~ 55 KeV
- As ~ 120 KeV
16 Strip Resist
17 Low Temp Anneal (600C 2 hr)
18 Deposit 4000 Angstroms of Oxide (LTO)
19 Litho4
20 Etch Oxide
21 Strip Resist
22 Al Deposition
23 Litho 5
24 Metal Etch
25 Strip Resist
26 Sinter (425°C 15 Mm)
XXXV. RESULTS AND ANALYSIS
SQl Step Fabrication
The steps were fabricated on each of the SOI wafers using
the process shown in Table III. Once fabricated the silicon
thickness was measured on the Prometrix Spectramap. The
resulting average thicknesses for the four silicon steps were
65nm, 85nm, 1 lOnm, and 1450nm. A recipe was written on
the Spectramap for a 1264-point measurement. A recipe with
so many points provides a good visual representation of the
sample. Fig. 5 shows the graphical representation of the data
collected by the Spectramap.
1.OxlO°
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Figure 2: Final simulated dopant profile for counter-doped silicon steps
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Figure 4: Lateral Diode Cross Section
Table III — Process Flow for making lateral
diodes on SOl wafers
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160 nm
157 nrn
154 nm
150 nm
147 nm
144 nm
141 nm
137 tim
134 tim
131 tim
128 nm
125 tim
121 nm
118 tim
115 nni
112 tim
Figure 5: 1264 point silicon thickness map
Processing Notes
All four wafers made it through the process with minimal
issues. All lithography was done on the GCA 6700 stepper.
After every level of lithography, the alignment was verified to
be with in 2 microns of nominal. For separating half wafers
for certain treatment combinations the dropout die feature on
the GCA stepper was utilized. During processing there were
only two notable issues that could influence yield. These
issues were:
• The second phosphorous implant was done at 11 OKeV
instead of 55KeV
• The 2x l0’~ arsenic implant (done by CORE systems)
caused the resist to bum.
The phosphorous wafer misprocessing was simulated in
SRIM and determined not to be a major issue. These
simulations are shown in Figs. 6 and 7. The only issues that it
may cause are fully amorphous junctions in the thinnest part
of the wafer. Through characterization of the VDP structures,
it can be determined whether or not the thinnest silicon has
been fully amorphized.
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Figure 6: Simulated profile of two lx 1015 cm2 phosphorous implants; one at
55 KeV one at 110 KeV
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Figure 7: Simulated damage profile of two lxi 015 cni2 phosphorous implants;
one at 55 KeV one at 110 KeV
There is nothing that can be done to change what happened
to wafer 3 (2x1015 As). Test results will show whether the
implant was aligned or not.
VDP Testing
Figs. 8 and 9 show the results from testing the N0 VDP
structures on wafers 1-3.
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Figure 8: Wafer 1 Sheet resistance vs. silicon thickness
phosphorous followed by 110 KeV lxi 015 phosphorous
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Figure 9: Wafers 2 and 3 Sheet resistance vs. silicon thickness 120 KeV
Arsenic
Fig. 8 shows the sheet resistance vs. silicon thickness for
both doses of phosphorous on wafer 1. There are no data
points below 11 Onm for the 2 xl &~ cm2 dose of phosphorous
because they gave open circuit measurements. The reason for
the open circuits below 1 lOnm is that the implant was done at
two different energies so the damage profile is a lot deeper
throughout the silicon. The assumption is that the damage
caused a fully amorphous layer of silicon so that no solid
phase epitaxial re-growth was able to occur. For both doses of
phosphorous once there was a sufficient seed crystal for SPE
to occur, there was little change in sheet resistance with
respect to the seed crystal thickness. This shows that for
phosphorous the epitaxial re-growth is a “bottom-up” process
that is not dependant on seed crystal thickness; once there is a
seed crystal there will be epitaxial re-growth.
Fig. 9 shows the VDP data for arsenic wafers 2 and 3. The
arsenic behaves similarly to the phosphorous. The damage
from the implant in the 65nm thick step was enough to fully
amorphize the region for both doses. At the 85nm thickness
some re-crystallization does occur, but the sheet resistance for
both cases is still high. At thicknesses 1 lOnm and greater, the
damage in the lattice has annealed out and the arsenic is
active. The 2x10’5 cm2 dose of arsenic does show a lower
sheet resistance than the lx iO’5 cm2.
In the case of P~ VDP testing all of the VDP’s on all of the
wafers show open circuit behavior. This suggests that either
boron did not activate (even at high temperatures) or there is
an issue with the contacts.
Lateral Diode Testing
Figs. 10-12 show the results from diode testing. All of the
plots show the ideality factor in the diffusion current
dominated region of the lateral diode vs. the thickness of the
silicon.
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Figure 12: Wafer 4 Ideality factor vs. silicon thickness. Silicon Implant 55
KeV lx 1013 cm2, Fluorine Implant 33 KeV 3x10’5 cm~2, Boron Implant 17
KeV 2x10’5cm~2
Fig. 10 on the previous page shows the ideality factor for
the phosphorous-doped diodes on wafer 1. At a thickness of
65nm, the ideality factor for both doses of phosphorous is
greater than 1.1. The reason for this could be the fact that the
dopant is not active in the silicon thus there are more sites for
carrier recombination and generation. Another theory is that
the recombination generation sites are at the silicon oxide
interfaces and the thinner the silicon the higher the
recombination-generation current. As the silicon thickness
increases, the junction becomes more ideal. With this wafer,
once the silicon has been epitaxially re-grown the ideality
factor of the diodes become approximately 1.05. This is
consistent with previous values for thin-film lateral diodes [3].
Again the junction ideality factor is not dependant on the seed
crystal thickness; once the damage is annealed the junction
behaves the same.
Fig. 11 shows the junction ideality factor for the two
treatment combinations with arsenic used as doping.
Although steady state activation was not achieved for the
thinnest silicon, the lx 1015 cm2 dose of arsenic showed an
ideality factor consistent with the other silicon thicknesses
with the same dose. The 2x10’5 cm2 dose, on the other hand,
showed more variability in the ideality factor. The ideality
factor at both 65 nm and 145 nm showed a high value greater
Wafers #2 and #3 Arsenic Idealitv Factor vs. Thickness
C
a
44
‘.3
1.2
~I.I0
00
50 1,0 70 00 50 (3 110 20 30 40 (50
Thickness lnnsl
Figure 11: Wafers 2 and 3 Ideality factor vs. silicon thickness 120 KeV
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Figure 10: Wafer I Ideality factor vs. silicon thickness 55 KeV 1x1015
phosphorous followed by 110 KeV lxlO’5phosphorous
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than 1.3. The issues with the resist burning on this implant
could explain the variability.
Fig. 12 shows the data for the boron junction ideality factor.
In this case the dose of boron is constant (2x10’5 cm2), but the
pre-amorphization implant is different. With the boron
implants the ideality factor steadily decreases with silicon
thickness. Even though the ideality factor steadily decreases
with silicon thickness, it does not reach the near ideal levels
that the N+ doped diodes reach. These results suggest an issue
with the low-temperature boron activation. This boron
activation issue is supported in previous data [2]. The boron
activation at low temperature is not nearly as good as
phosphorous activation at low temperature. The silicon
pre-amorphization performs more consistently than the
fluorine pre-amorphization. This effect is expected because
fluorine tends to cluster with boron and cause defects while
silicon implants just cause excess damage and interstitials.
All wafers were all tested to try and establish a correlation
of junction integrity to breakdown voltage. There was no
correlation that was found for any wafers. The reverse bias
behavior of these diodes is not ideal. All diodes on every
wafer show high leakage and a two-step breakdown behavior.
TheP+ VDP Issue
The current theory for the reason that the P+ VDP structures
do not work is that the P+ contact cut did not fully etch. The
reason that the diodes work is that there are 12 contacts for
each end of the diode and the probability that one will work is
high since there was a 200% over etch. The VDP structures
do not work because each of the 4 ends of the structure has
two contacts so four of the eight total contacts must work for
the VDP to measure the sheet resistance. Given more time, a
contact cut and metal rework could be done to further examine
the activation.
XXXVI. CONCLUSION
This project examined how a P-N junction forms in silicon
at low temperatures. Silicon steps were fabricated on four SOl
wafers. On the different thicknesses of silicon, lateral thin-
film diodes were fabricated utilizing different dopants and
implant doses. Results validated the existing theory that
phosphorous SPE occurs from the bottom of the amorphous
layer. The phosphorous junction ideality had no dependence
on seed crystal thickness. Results also showed that silicon
preamorphization created a higher quality junction than
fluorine preamorphization. Arsenic was proved to form
relatively ideal junctions for a dose of lx iO’5 cm2, but for a
dose of 2x i~’~ cm2 the junction did not behave as well. Two
factors that could influence the behavior of the junction are
arsenic clustering and the fact that the implant burned the
resist. This project provided more information on SPE and
junction formation at low temperature.
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Process Design & Development of Contact Cut
Double Patterning
William A Narnestnik
Abstract—Optical double patterning allows for increased
quality control over varying film stacks as well as allowing
photolithography equipment to image smaller dense features.
This is done by splitting dense patterns into two separate masks.
A contact cut layer double patterning process was developed, and
proved to be successful down to contact density of 4 jim CD by
4 lIm density (4x4 jim CD x Density). Conventional dark field
double patterning processes use two separate substrate etch steps
(one etch step after each pass of lithography). This project
developed a dark field double patterning process which
incorporated light field double patterning techniques, which in
effect eliminated one of the substrate etch steps by thermally
curing the first pass of photoresist. Thermal cure temperatures of
first pass resist were varied from 125°C to 200°C, finding that
temperatures less than 175°C did not sufficiently cross-link the
resist enough to stand up to the second pass of lithography,
resulting in loss of first resist patterns. Temperatures greater
than 175°C caused the first pass lithography to flow, resulting in
the elimination/minimizing of contact cut feature densities less
than 4x4 jim. A successful contact cut (dark field) double
patterning process was developed; however feature densities were
limited due to the incorporation of light field double patterning
techniques.
Index Terms—Contact Cut, Dark Field, Double Patterning,
Feature Density, Light Field.
I. INTRODUCTION
Optical double patterning has recently come to the forefrontin semiconductor ma ufactu ing technology as a means to
meet the ever-tightening demands on half pitch duty
ratios. Decreasing node technology requirements place a
strain on the Rayleigh Half-Pitch Criteria of (1). From an
optical standpoint of view, enabling decreased node-
technology fundamentally comes down to being able to
continually scale the Rayleigh Criteria to allow for enhanced
half-pitch resolution.
Rz—hp~11 (1)
In order to drive down half pitch resolution it follows that
either source wavelength (A) can be decreased, or lens
numerical aperture (NA) can be increased. Extreme Ultra
Violet (EUV) source technology, the long anticipated means to
scale A, may not be ready by the time the semiconductor
manufacturing industry needs it to enable the 22nm node.
Immersion lithography continues to scale objective lens NA by
allowing for the collection of higher order diffraction pattern
information within imaging media of higher indices of
refraction, but is hindered from going forward by resist
processing/chemical problems with various liquids used and is
currently limited to H20-immersion for manufacturing
applications.
Double patterning serves to scale the process dependent
factor (k1) of the Rayleigh Criteria by splitting the patterned
layer into two separate, less dense exposure passes thus
increasing the pitch (and duty ratio) for each exposure and
allowing the tool to image with enhanced perfonnance. This
allows for greater half-pitch resolution imaging capability by
the photolithographic equipment due to pitch doubling
(splitting the dense half pitch features onto two separate masks
requiring two separate passes of lithography). Properly
aligning and overlaying both passes of lithography to each
other theoretically enables the photolithographic equipment to
accurately image half pitch features smaller than the
constraints placed by the Rayleigh Criteria. This is enabled
because of the two separate passes of lithography, each with
increased pitch (also referred to as pitch doubling). For the
optical double patterning technique to work, excellent
alignment of the photolithographic equipment is required.
II. THEORY
A. Double Patterning vs. Double Exposure
Double patterning utilizes two separate coatings of
photoresist — each with their own separate image captures.
Double patterning processes are therefore much more complex
than conventional single pattern process, due to multiple
photoresist processing steps. However, for double patterning
processes with conventional (linear) photoresists, multiple
coatings are absolutely required [1]. That is, one cannot
expose the same coating of conventional linear photoresist
twice when using mask features shifted by half pitch from each
other on separate masks. This is because such photoresists
exhibit a ‘resist memory effect,’ where areas around the fully
exposed regions actually receive sub-threshold exposures [1].
The basic idea of double patteming is to split the dense half
pitch features of one pattern into two different masks, thus
doubling the pitch for each exposure. Therefore, each of these
separate masks is shifted by half pitch relative to the other.
Photoresist captures the aerial intensity image reconstructed
by the objective lens. A normal objective lens in the
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photolithographic tool is usually designed with an NA
sufficient enough to capture the 0t1, and +1° diffraction orders.
Capturing these diffraction orders results in an aerial image
intensity modeled by (2), which is a sinusoidal function.
‘ts1P~ss = A cos2 ~ X + Bpitch
Suppose that for the second pass exposure, the mask pattern
is shifted by half pitch. Shifting this mask function by half
pitch corresponds to a shift in the aerial image intensity by a
phase factor of it/2, resulting in a sinusoidal function identical
to that of(2), but shifted 90° and completely out of phase (3).
‘2,,dP~ss.v = A cos + — I ± Bt~pitch 2)
2(~~
=Asin I±B
t~pitch)
Therefore, if both aerial intensity functions (2) and (3) are
captured in the same coating of photoresist, the final aerial
intensity function (the addition of both aerial intensities) is
simply a constant, as modeled by (4). With no variation in the
final aerial image intensity captured by the photoresist, there is
no final image transfer.
‘lstPa,,v + = A + 2B
With conventional photoresist, the shifted aerial image
intensities of (2) and (3) must be captured in separate coatings.
This is commonly referred to as the double patterning
technique. Capturing the aerial image intensities of (2) and (3)
in the same coating of photoresist is referred to as the double
exposure technique, and is only possible with costly, non
linear photoresists that do not exhibit the memory effect.
However, materials cost make the double exposure approach
much less economically viable than the double patterning
approach.
Fig. 1 depicts the shifted sinusoidal aerial image intensities
of (2) and (3), and how — when captured in the same coating of
conventional, linear photoresist — they cancel each other out
resulting in no final pattern transfer.
Fig. I Double exposure image intensity models shifted by it/2 phase factor,
resulting in no final image transfer [1].
(4)
B. Clear Field Double Patterning Approaches
Perhaps the most conventional and widely used of the
double patterning approaches is the clear field double
patterning method. Patterning of mesas (lines) is done through
the use of clear field masks, in which the critical features
(2) themselves receive no exposure dose. The pattern is then
etched down into the substrate under the exposed areas,
leaving the final mesa pattern.
Fig. 2 illustrates the most widely used clear field double
patterning approach, where the first pass lithography is
imaged, developed, and etched into an underlying hardmask
(e.g. Aluminum), which sits atop the actual substrate that
needs the final pattern transfer (e.g. polycrystalline Silicon).
Then, the second level lithography is imaged and the substrate
itself is etched — the hardmask material for first level litho and
the resist lines from second level litho both act as the(3) hardmask for the etch step of the substrate. Such a process
focusing on double patterning of polycrystalline Silicon lines
has previously been developed at RIT [2].
Fig. 2 Conventional light field double patterning technique of polycrystalline
Silicon lines using an Aluminum hardmask.
1° Pass Resist
a. Etch 151 pass pattern into Aluminum hardmask.
b. Coat 2~ pass resist.
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e. Ash resist, strip Aluminum hardmask — final pattern transfer.
48
Alternative process approaches have focused the elimination
of the hardmask for clear field (mesa) double patterning
through a 200°C thermal resist curing step for photoresist
hardening [3]. The photoresist is coated over the substrate
itself as with conventional lithography. Instead of etching the
first level lithography pattern into an underlying hardmask
layer, the photoresist pattern after development of the first pass
lithography is hardened, and remains on the wafer during the
second pass lithography processing. This is done by a flood
exposure to completely crosslink the photoresist and eliminate
all photo-active compound (PAC), following by a thermal cure
step at a high temperature (200°C) to drive off all remaining
solvent and harden up the photoresist lines to withstand the
second pass lithography [3].
C. Dark Field Double Patterning Approaches
Widely used dark field double patterning approaches (of
contacts, vias, or trenches) require no underlying hardmask
protection, because two separate etch steps are required to
transfer the pattern into the substrate (e.g. oxide) for each pass
of lithography (Fig. 3).
2nd Pass Resist
2~d Pass Resist
csxide
Fig. 3 Conventional dark field double patterning technique using the two
etch LELE process on the substrate (LELE — Lithography Etch Lithography
Etch).
The main difference between conventional clear and dark field
double patterning approaches is that dark field approaches
consist of two substrate etch steps (after each pass of
lithography) while clear field approaches consist of only one.
III. PROCESS DESIGN
A. Contact Cut Double Pattern Process Flow
Initially, a process flow was designed by the author,
incorporating both clear field and dark field double patterning
approaches for the contact cut layer at RIT. The motivation
behind development of this process flow was two fold — to
allow for the resolvability of dense contact features, and allow
for engineering critical dimension (CD) control over the
different film stacks of the contact cut lithography layer.
Additionally, the designed process flow sought to eliminate the
intermediary substrate etch associated with dark field double
patterning, through the addition of a thermal curing step of the
first pass photoresist.
Fig. 4 depicts a cross-sectional schematic of the designed
process flow for the contact cut layer.
Fig. 4 Cross-sectional process design schematic for contact cut dark field
double patterning with thermal photoresist hardening.
a. ( pass resist over etched first pass pattern.
a. Image 10 pass resist ann perform thermal cure.
b. Perform z iiography.
b. Coat pass resist.
2nd Pass Resist
c. Etch 2°~ pass pattern into substrate.
c. Image 2 - pass resist, overlayed on thermally cured 1st pass.
d. Ash resist in 02 plasma — final pattern transfer. :~:I :T~às:
e. Ash resist in 02 plasma — ~il pattern transfer.
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It should be noted that in Fig. 4, each pass of photoresist
critically defines a certain set of contacts. The first pass
lithography critically defines the Silicon (Si) contacts, while
clearing an area for the polycrystalline Silicon (hereafter, poly
Si) contacts. The second pass does just the opposite — it
critically defines the poly-Si contacts while clearing an area
over the already defined Si contacts from the first pass
lithography step. This is done so as not to block the final
substrate etch.
For detailed processing step information, refer to the
tabulated process flow of Appendix I.
B. Lithography Simulations
Lithography simulations were then carried out using the
PROLITH simulation software, in order to ensure viability of
the resolution of contact cut feature sizes down to 1 ~tm with
the equipment and materials available in the RIT
Semiconductors and Microsystems Fabrication Laboratory
(SMFL).
For this project, a Canon FPA-2000i1 i-line
photolithographic stepper was used in conjunction with
OiR620-10 i-line sensitive photoresist. The processing
equipment corresponds to the following tool parameter inputs
for the PROLITH simulations, where ,~ and NA correspond to
the same parameters as in the Rayleigh Equation:
2=365nm
NA =0.52
Contact CDs of 0.5 jim were simulated across both film
stacks (Fig. 5), which corresponded to a dose of 305 mJ/cm2
for the Si contacts, and320 mJ/cm2 for the poly-Si contacts.
(a) Poly-St contact simulation (‘b,) St contact st.’nulation
Fig. 5 PROLITH simulation CD results across the two film stacks.
Swing curves of reflectivity were also generated to simulate
the CD variation across varying photoresist thicknesses
(Fig. 6). Due to the high reflectivity of both types of film
stacks, standing waves appeared in the photoresist. However,
these waves were small compared to the overall CD of the
features.
From the simulated results of Figs. 5 and 6, the project was
determined to be theoretically viable down to CD features of
0.5 jim with the available equipment in the RIT SMFL.
C. Mask Design
Pitch variation was incorporated into the mask design so
that minimum successful pitches could be identified. Fig. 7
depicts one of the pitch variation grids on the mask design.
* * • •
- * • ~
(a ‘I Mask (hj) Second Pass contact Mask (c) Double Patter,, Layout
Fig. 7 Pitch variation grid mask design with two passes of contact cut
lithography, using the designed dark field double pattem process with one
substrate etch.
The mask layouts for the designed process flow for this
project are non-conventional. This can be seen in Fig. 7.
Normally, a grid of contacts would conventionally be designed
on one mask. With the designed double patterning process,
however, the first pass mask has defined contacts, but also has
large areas that serve to clear out first pass photoresist where
second pass contacts are to be defined. Similarly, this is true
with the second pass mask. It defines contacts in the large
areas in photoresist that were cleared out during the first pass
of lithography, and it also clears out the second pass
photoresist that covers up the already-defined contacts in the
first pass lithography. These large areas are needed with a
one-etch-step dark field double patterning technique, so as not
to block the substrate etch. Fig. 7(c) depicts the non-
conventional layout of the double pattern technique in this
project.
Additionally, a large scale structure was created in order to
demonstrate proof of concept for the process, and as a failback
to demonstrate the process in case the smaller features did not
resolve. The thinking was that the success of this large scale
layout should not be dependent on lithography processing
parameters, such as exposure dose or focus.
Contact arrays were also laid out in the presence of poly-Si
lines, and varied in pitch. This was done to simulate contacts
over the different film stacks. The final die size of the layout
was l0nusi x 10mm consisting of 4 masks: poly-Si (first
level), active contacts (Si contacts only — aligns to poly-Si
pattern), poly-Si contacts (poly-Si contacts only, aligns to
(a) Poly-Si contact simulation (‘bY) St contact simulation
Fig. 6 PROLITH simulation swing curve results across the two film stacks
50. 5050 .~s sos --505 —505 5. 005)
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poly-Si pattern), and a control contact mask which contained
all contacts on the same mask.
IV. PROCESSING DEVELOPMENT
Included in this section are the areas in which processing
development was required for the project, mainly with
lithography and etch steps.
A. Polyciystalline Silicon Etch
Following the successful low pressure chemical vapor
deposition (LPCVD) of 2000A of poly-Si, a plasma etch
development was required on the DryTek Quad Plasma
Etching tool.
An existing recipe, entitled EagleSi, was used for this etch.
Gas flows for this recipe were 40 sccms SF6 and 40 sccms 02.
Since this recipe had never been used with the 0iR620-10
photoresist, some etch development was needed. Photo-
intensity readings were taken during the etch development on
dummy wafers, so as to identify the endpoint (Fig. 8).
The endpoint of the poly-Si etch can be seen on the graph,
determined to be 92-94 seconds. All wafers for this
experiment were etched at a time of 100 seconds
(1:40 minutes), and poly-Si was verified to be fully removed
across the wafer with etches of this time. Additionally, at the
edges approximately 300A of the initial 500A gate oxide was
removed as well.
B. First & Second Pass Contact Cut Lithography
The exposure dose and focus parameters were
experimentally determined through the use of focus-exposure
matrices (FEM5). An FEM for each film stack was shot on the
Canon, and optimal focus and exposure parameters were
determined visually from the matrix.
It was determined that the poly-Si contact layer resolved
optimally (with a line resolution of 0.5 jim) with an exposure
condition of 260 mJ/cm2, and a focus offset condition of
0.00 jim. It was determined that the Si contact layer resolved
optimally (with a line resolution of 0.5 jim) with an exposure
condition of 280 mJ/cm2, and a focus offset condition of
0.00 jim. These values were then used when shooting each
respective contact cut mask.
C. TEOS Magnetically-Enhanced Reactive Ion Etch
Etch development was performed on dummy wafers in the
AME P5000 tool using the Oxide MERlE chamber. The
Oxide MERlE etch rate on bare TEOS (no patterned
photoresist on top) was calculated to be 21 A/sec. The etch
rate on TEOS with patterned photoresist on top was found to
be slightly lower — 15 A/sec. This was the etch rate used in
determining the time to etch each experimental wafer. Each
experimental wafer to be etched was etched for a time of
240 seconds.
Each wafer had a starting TEOS thickness of approximately
4000 A. The Oxide MERlE etch time was intentionally set to
be low so as not to remove all the oxide (240 seconds removes
approx. 3600 A of the TEOS). To finish up the etch, an HF
dip in 10:1 buffered oxide etch (BOE) with surfactant was
performed. The etch rate of the 10:1 BOE with surfactant was
calculated to be approximately 8 A/sec. A 35 second dip in
the 10:1 BOE removed most of the remaining oxide (approx.
100-300 A was left, varying across the wafer).
The purpose of finishing off the etch with the BOE dip is so
that the underlying substrate (poly-Si and Si) is not over-
etched once all the TEOS is etched away. BOE has selectivity
against poly-Si and Si.
V. EXPERIMENTAL RESULTS
A. Proofof Concept
Initially, a proof of concept of the process was obtained in
photoresist. Fig. 9 illustrates the top down view of successful
double patterning at the photoresist level (prior to oxide etch),
where the cutline colTesponds to the cross sectional illustration
Fig. 4(c). Fig. 10 further illustrates the large scale proof of
concept of a double pattern in photoresist, where first pass
lithography defines the Si contact (while clearing an area for
the poly-Si contact), and second pass lithography defines the
poly-Si contact (while clearing an area for the Si contact).
This produces a double pattern final result equal to that of the
control wafer, where both contact types are defined on the
same mask.
Poly-Si Etch Photo Intensity
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Fig. 8 Poly-Si etch endpoint development using the EagleSi recipe with 6”
wafers and OiR62O-l0 photoresist.
tiji —j
Fig. 9 Successfiul double pattem in photoresist. Cutline is the cross-section of
Fig. 4(c).
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B. Photoresist Reflow
(a) Control Wafer (It) First Pass Lithography (c) Second Pass Lithography
Fig. 10 Large-scale DP proof of concept in photoresist.
It should be noted that the CD features of Figs. 9 and 10 are
very large (‘-25 jim). These were intentionally designed to be
large on the mask, so as to be independent of any
focus/exposure variability effects on the photolithographic
tool. The large features of Figs. 9 and 10 were designed solely
to illustrate a proof of concept of the process.
Additionally, a proof of concept of smaller features can be
seen in Fig. 11 as compared to the control wafer with all
contacts on a single mask.
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Fig. 11 Successful 5x5 ~tm dense contact arrays in photoresist.
The features of Fig. 11 are 5 jim CD with a 5 jim density.
Second pass contacts appear to be slightly oblong due to slight
y-misalignment of the second pass lithography, as seen with
the alignment vemiers of Fig. 12. This y-misalignment on the
wafer was 0.5 jim, and contributed to second pass contacts (for
this particular wafer) that were not fully landed in the areas of
photoresist cleared for them in the first pass lithography step.
In all, a successful proof of concept was obtained from the
process in photoresist for larger features down to 4x4 jim.
It was observed that reflow from higher thermal cures (of
the first pass photoresist features) caused smaller features to
close up entirely. The first pass photoresist thermal cure was
added into the process as a way to preserve first pass
lithography and eliminate the intermediary substrate etch step
in the dark field double patterning approach. This thermal
cure was varied from 125°C to 200°C across four different
wafers in steps of 25°C. All thermal cures were at a constant
temperature for a duration of 90 seconds. It was determined
that temperatures less than 175°C were not sufficient enough to
cross-link and harden the photoresist to withstand the second
pass lithography process — resulting in unclear/partially
developed areas. Because of this, it was concluded that the
high temperature thermal cure step (of greater than 175°C) was
crucial to the process, but did cause the first pass photoresist to
flow — resulting in a decrease in CD of the first pass features
and in some cases, the elimination of smaller features
altogether.
Fig. 13 illustrates the effect of the thermal cure on the first
pass photoresist of a 2 jim CD feature grid.
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Fig. 13 2x2 urn dense contact array after first pass lithography, illustrating
the photoresist reflow induced by the 200°C thermal cure.
The small features of Fig. 13(a) are the 2 jim CD contact
features, whereas the large features of Fig. 13(a) are simply the
large open areas that allows an area for the critical definition
of second pass contact features. From Fig. 13(b), it can clearly
be observed that photoresist reflow induced by the high
temperature thermal cure (in this case, 200°C), causes the
elimination of the first pass contact features.
The designed double patterning technique was also applied
to Si and poly-Si contacts in the presence of poly-Si lines, in
which the Si contacts were imaged in the first pass lithography,
and poly-Si contacts were imaged in the second (Fig. 14).
First pass contacts of Fig. 14 are slightly minimized — likely
due to the added thermal cure step of 200°C being well above
the glass transition temperature of the photoresist itself.
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Fig. 12 Separate mask alignment, y-alignment is +0.5 pm. Second pass
photoresist is coated over the active contact alignment marks.
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Fig. 14 4x4 pm contacts in presence of poly-Si lines.
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In the case illustrated in Fig. 14, the contact features (4 jim)
are large enough to not be completely eliminated by the
photoresist reflow induced by the thermal cure step, but were
clearly affected.
It was concluded that removing one of the substrate etches
through the addition of a thermal cure prevented final
resolvability of contacts smaller than 4x4 jim due to the
induced photoresist reflow.
C. Successful Pitch Quantification
Successful pitches were observed down to feature CDs and
densities of 4 jim contacts, limited by the resist reflow induced
by the addition of high temperature thermal cure step. On the
control wafer, minimal feature CDs and densities were
observed to be 1 jim.
Fig. 15 illustrates the double pattern in TEOS after the
magnetically-enhanced RIE and photoresist ash in an 02
plasma.
An every-other contact circular effect is evident in the
double pattern of Fig. 15. This was due to the photoresist
reflow as discussed previously, causing the contact features to
become circular in photoresist (and thus etching circularly).
Scanning electron micrograph (SEM) images were also taken
of the double pattern, both in photoresist (Fig. 16) and in
TEOS after oxide etch and photoresist strip (Fig. 17). In Fig.
16, the positive y-misalignment is evident with the second pass
photoresist pattern, further emphasizing the importance of
alignment in a double pattern process.
Final tabulation of successful pitch quantification is
expressed in Table I, as compared to the control wafer.
Insufficient thermal cure temperatures (i.e. under 150°C) did
not cross-link the photoresist enough to stand up to second
pass lithography, resulting in loss of patterns. High thermal
cures were sufficient enough to cross link the photoresist, but
induced reflow of the first pass pattern which prevented
resolvability of smaller features (below 4 jim). However, the
dark field double patterning approach designed in this project
is useful if the ultimate aim is engineering CD control over the
different film stacks of the contact cut lithography layer.
The control wafer itself was unable to resolve final contact
CD features lower than 2 jim in TEOS, likely due to the
substrate MERlE etch. Etching of dark field small feature
sizes is challenging, due to aspect ratio dependent etch rates.
Minimum Resolvable Minimum Resolvable
1st Pass Dimensions Final Dimensions
Wafer Therma Before After
Type I Cure Cure Cure In Resist In TEOS
125°C lxi jim n/a n/a
Double 150°C 2x2 jim n/a n/alxi jimPattern 175°C 4x4 pm 4x4 pm 4x4 jim
200°C 4x4 pm 4x4 pm 4x4 pm
Contro
I N/A N/A N/A lxi pm 2x2 pm
VI. CONCLUSION
Initially, a proof of concept of the designed dark field
double patterning approach was achieved. The process
successfully combined clear field and dark field double
patterning approaches for application to a contact cut etch
process in oxide.
After achievement of the proof of concept, smaller contact
cut features were fabricated using the designed process. It was
determined that (by virtue of eliminating the intermediary etch
- g. i~ u......... pattern in photoresist at 2.36kx magnification.
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Fig. 15 Control and DP contacts (5x5 jim) after oxide MERlE TEOS etch
and photoresist removal
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Fig. 17 Double pattern in
Table I: Successful Pitch Quantification
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in the dark field process) resolvability of smaller features was
prevented. This was because of first pass photoresist reflow
induced by the thermal curing (hardening) of the first pass
photoresist pattern. It was also likely due to the fact that large
features had to also be incorporated into the mask designs for
both passes of lithography — these were needed in order to
clear photoresist for the critical definition of features on the
opposite mask. This prevented true ‘pitch doubling’ for the
Rayleigh Equation. In clear field double pattern approaches,
this problem does not exist since clearing out areas for features
on the opposite mask is not needed.
Because of these process complications, if one is trying to
achieve densities of dark field features past the physical limits
of the photolithographic tool dictated by the Rayleigh Criteria,
the two separate substrate etch (LELE — lithography-etch-
lithography-etch) processes of dark field double patterning
approaches are unavoidable. This is because in order to take
full advantage of double patterning, true pitch doubling of the
features needs to be done.
However, if the aim of the dark field double patterning
process application is to allow for more engineering CD
control over varying film stacks (as with the contact cut
lithography layer), the designed process of this project can be
utilized. Some additional engineering development would
need to be applied, such as designing the first pass features to
be slightly larger in order to account for the photoresist reflow
through the thermal cure. Also, more focus on the thermal
cure itself could be explored and engineered, such as a ramped
bake to reduce the amount of first pass photoresist reflow.
Overall, the project was successful in combining clear field
and dark field double patterning approaches, developing a
unique dark field double patterning approach which eliminated
the intermediary substrate etch step. The designed process can
be used for CD control over different film stacks, and down to
a feature density of 4 urn with a contact cut CD of 4 ~.tm.
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Process Step Action Required Equipment Processing Details
1 RCA Clean, Spin-Rinse-Dry RCA Bench #2, SRD -
Recipe: #250, dry-ox2 Gate Oxide Growth Bruce Furnace Tube #4
Target_Thickness:_SOOA
3 RCA Clean, Spin-Rinse-Dry RCA Bench #2, SRD omit HF dip on R~A clean
Recipe: Poly 6304 Poly-Si Deposition AME LPCVD
Tune: 30 mm
5 RCA Clean, Spin-Rinse-Dry RCA Bench #2, SRD -
Recipe: coat6 Coat OiR620-lO Photoresist SSI Track
Target_Thickness: 1 pm
Jobfile: FO83WNAMESTPOLY
Exposure Dose: 1 80 mJ/cm27 Expose Poly-Si Pattern Canon Stepper
Focus: 0.24pm
Mask: X690.04 Poly
8 Develop SSI Track Recipe: develop
Recipe: EagleSi
Target Thickness: 2000A
Gas Flows: 40 sccms SF6, 40 sccms 029 Etch Poly-Si Pattern DryTek Quad
Pressure: 1 50 mTorr
Power: 200W
Time: 100 sec
10 Ash Photoresist Branson Asher Recipe: hardash
1 1 RCA Clean, Spin-Rinse-Dry RCA Bench #2, SRD omit HF dip on RCA clean
Recipe: TEOS 400012 TEOS Deposition AME P5000 - Chamber A
Target Thickness: 4000A
Recipe: coat13 Coat OiR620-10 Photoresist SSI Track
Target Thickness: 1pm
Jobfile: F083WNAMEST CC 1
Exposure Dose: 280 mJ/cm214 Expose I St Pass Contact Cut Pattern Canon Stepper(Si Contacts) Focus: 0.OOpm
Mask: X690.04 Active Con
15 Develop SSI Track Recipe: devcc
Temperature: between 175°C and 200°C16 Thermal Cure Hotplate
Tune: 90 sec
Recipe: coat17 Coat OiR620-10 Photoresist SSI Track
Target Thickness: 1 pm
Jobjule: LFO83WNAMEST CCI
18 Expose 2nd Pass Contact Cut Pattern Canon Stepper Exposure Dose: 260 mJ/cm2(Poly-Si Contacts) Focus: 0.OOpm
Mask: X690.04 Poly Con
19 Develop SSI Track Recipe: devcc
Etch TEOS Pattern - -
Recipe: C6 Oxide Etch20 Oxide MERlE AME P5000 - Chamber C
Time: 240 sec
10:1 BOEDip (svith sufactant) Chemical Bench Time: 35 sec
21 Ash Photoresist Branson Asher Recipe: hardash
22 RCA Clean, Spin-Rinse-Dry RCA Bench #2, SRD omit HF dip on RCA clean
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Nickel Nanodots for Memory Devices
Anthony J. Pacifico
Abstract—The formation of Nickel Nanodots (Ni-ND) were
studied for the purpose of their potential use in memory devices.
Ni-NDs were formed on Si02 and integrated into capacitors.
These structures were then tested to demonstrate charge storage
characteristics.
Index Terms—Floating-Gate Memory, Nickel Nanodots, Trapped
Oxide Charge
I. INTRODUCTION
FUTURE scaling of technologies demand innovation andoptimization of curr nt technologi s. In semiconductor
chip manufacturing, as the device features shrink, process
parameters and designs must be modified to account for this.
These process or design changes can lead to challenges with
reliability, yield and performance, thus the on-going quest for
new and innovative processes. Among these technologies
which may undergo redesign or replacement is that of floating-
gate memory devices. As the dimensions of these devices
shrink, dielectric film thicknesses must be adjusted or replaced
with different k dielectrics to ensure proper functionality.
However with decreasing oxide thicknesses, the devices are
more prone to leakage. Additionally the replacement of Si02
with other dielectrics reduces the performance of the devices.
Electrically isolated Ni-NDs would provide a possible
alternative to current floating-gate memory. This could reduce
the potential for total device failure without the reduction of
performance due to the introduction of different dielectrics.
II. THEORY
The formation of nickel nanodots (Ni-ND5) is the result of
several mechanisms. The first mechanism is that of thermal
evaporation of a nickel (Ni) film. The second mechanism of
their formation is the result of self-agglomeration due to the
surface diffusion of Ni. The combination of these two
mechanisms and their interactions with each other is the focus
of this work and how the Ni-NDs were formed.
The importance of Ni-NDs lies in their ability to be used as
charge storage sites. These charge storage sites will act similar
to that of a traditional non-volatile floating-gate memory.
This work was presented at the 27th Annual Microelectronic Engineering
Conference on May 12, 2009 at the Rochester Institute of Technology (RIT).
This study was conducted to fulfill the senior design project requirement for
the B.S. degree in Microelectronic Engineering.
A. J. Pacifico is with the Rochester Institute of Technology, Rochester, NY
14623 USA (phone: 716-982-8860; e-mail: ajp6l55@rit.edu).
Floating-gate memory functions on the ability to program a
device by charging it or de-charging it and the devices
response to the programming. First to understand this concept,
the basic Metal-Oxide-Semiconductor (MOS) charge-voltage
(C-V) characteristics must be understood.
One parameter which maintains a significant role in
determining the characteristics of a MOS device is that of the
threshold voltage (VT). The VT is commonly referred to as the
“turn-on” voltage, or the voltage at the onset of inversion in-
which current begins conducting. This parameter is a function
of many factors, but for the purpose of this work the interest is
focused on the oxide charge which alters the VT.
Several factors typically treated as non-idealities or defects
in terms of MOS transistors (MOSFETS) alter a flat-band
voltage (VFB). This VFB is the main interest of this work and
how it affects the characteristics of MOS device. The VFB is
the condition in which there is zero band bending or no
electric field in the semiconductor. This marks the dividing
line between accumulation and depletion. The following
equation 1 illustrates the calculation of VFB [1].
— Q~ QM Q1TVFB — ~PMS — — — — — —
0 0 0
(1)
QF.Where ~ is the gate metal workfunction, — is the fixed
oxide charge, ~L is the mobile ionic charge and is the
interfacial trapped charge. These non-idealities can be used to
understand how Ni-NDs would affect the C-V characteristics
of a MOS device. As Ni-NDs would essentially act in a similar
mannerism as they store charge in the oxide. These non
idealities however, are unwanted and not a result of design.
The following equation 2 illustrates the basic relationship
between VT and Vp3.
VT = VT, + V~9
(2)
Where VT is the actual threshold voltage of the device and
VT’ is the ideal case without non-idealities. In terms of C-V
characteristics of a MOS device, there exist two separate tests
which can be performed. C-V sweeps are performed by
sweeping a d.c. voltage with a superimposed small a.c. signal
on top. A low frequency C-V sweep can be performed to give
d.c. like characteristics where minority carriers have sufficient
time to generate and recombine. A high frequency sweep
(—1 MHz) however doesn’t allow the recombination-generation
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process to supply or eliminate the minority carriers as a result
of the a.c signal. Thus fixing the number of minority carriers at
its d.c. value. The following figure 1 illustrates the typical
behavior[2] of a p-type MOS structure.
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Fig. 1. Typical C-V characteristics of a p-type MOS device [2]
The focus of this work is using a designed shift in the VFB as
measured via C-V sweeps of a MOS device to demonstrate
storage of charge. The following figure 2 illustrates the device
of interest.
Control Si02
Ni—~
Tunnel Si02
Fig. 2. Ni-ND Device Cross-section
The device illustrated in figure 2 is the basis for this work as
it will demonstrate the storage capability of Ni-NDs. The
device is a simple MOS capacitor with Ni-NDs in the oxide.
The relation of this device to the previously mentioned defects
is that Ni-NDs force electrical characteristics similar to that of
the defects. The operation of the device is simple in that a
positive voltage is applied to the top contact; electrons are
attracted from the bulk p-Si into the Ni-NDs structures through
Fowler-Nordheim tunneling and are stored. Once charge is
stored in the Ni-ND structures the VFB and subsequently the
VT are altered, thus providing different electrical
characteristics of the device then when not charged. These
characteristics are illustrated by a shift in the high frequency
C-V profile of the device and are the result of the VFB shift.
This is similar to a shift caused by a fixed oxide charge and
can be modeled somewhat similarly. However the shifts in the
device are actually engineered and can be controlled with
voltages, such as if sufficient enough voltage isn’t applied to
the gate contact, there will be no VFB shift.
The main advantages of this structure over traditional non
volatile floating gate memory deal with reliability and the
decrease in device size. As technology nodes decrease in size,
the tunnel oxides must also decrease. This leads to increased
probability of failure. One main advantage of the Ni-ND based
structure is that a single leakage path in the oxide won’t force
the device to fail entirely. A typical floating-gate structure has
a continuous block of polysilicon instead of Ni-NDs. This
element is conductive throughout and if one area begins to
leak, all of the charge will leak. With Ni-NDs provided they
are electrically isolated, only the Ni-NDs within the vicinity of
the weak oxide point will leak; thus allowing improved
functionality and reliability. Additionally there exists the
potentiality of single memory cells per dot, thus leading to
extremely high memory density provided the Ni-NDs are small
enough.
III. PROCESS
The fabrication of the Ni-ND structures were performed on
p-type silicon. Tunnel oxide was sputtered on using an RF
PVD Perkin-Elmer 2400A. Baseline studies were performed
on sputtering powers of 200 W, 300 W and 400 W. An
operating pressure of 5 mTorr was used with Ar as the
sputtering gas. A target of 2 nm was desired for the thickness
of the tunnel oxide. It was determined that the tunnel oxide
would be sputtered at 200 W for 30 sec with a 5 mm pre
sputter of the target. Film thicknesses were measured using a
Variable Angle Spectroscopic Ellipsometer (VASE).
Following deposition of the tunnel oxide, a Ni layer with a
target of 5 nm was sputtered on the tunnel oxide. Ni was
sputtered on using 200 W for 5 sec. The film stack was then
measured using the VASE to determine thickness.
Once the Ni was deposited the samples were then thermally
annealed in a high temperature anneal furnace to form the Ni
NDs. Temperature treatments of 750°C and 900°C were
performed for 10 mins in N2. Once annealed, the samples were
then measured using Atomic Force Microscopy (AFM) to
confirm Ni-ND formation and measure surface roughness.
Following Ni-ND formation, the samples were then capped
with a control oxide. The control oxide was sputtered on at
200 W for 105 sec. A target of 15 nm was desired for the
control oxide thickness. This thickness was measured using the
VASE on an untreated control sample which was sputtered
with annealed samples.
Once the Ni-ND capacitors were formed, Al contacts were
evaporated on the front and back of the samples. A shadow
mask was used on the front side of the samples with circular
patterns of approximately 0.84 mm diameter.
Devices were then tested electrically using an MDC C-V
station to gather the high frequency characteristics of the
devices. Sweeps typically ranged from 3 V to -3 V, 2 V to -2
V, 1.5 V to -1.5 V and ito -1 V. All sweeps were performed
with a retrace.
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IV. RESULTS
Ni-NDs were found to have formed at both 750°C and
900°C. The following figure 3 illustrates the initial surface
conditions of the Ni pre-anneal.
Once annealed the Ni samples changed morphology
drastically, this is illustrated by the comparison of figure 3 and
the following figure 4.
The mean roughness of the Ni sample before anneal was
found to be 0.141 nm. After anneal the roughness increased to
1.86 nm, thus indicating a formation of nanodots. Ni-ND
heights ranged from 3 nm — 15 nm, while their widths ranged
from 20 nm — 70 nm and followed a Gaussian distribution in
size. The following figure 5 illustrates the roughness data over
a range of film thicknesses for the different temperature
conditions.
0
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Ni Film Thickness (nm)
Fig. 5. Ni Film Roughness Post Anneal at 750°C & 900°C
As seen by the above figure 5, there was a general upward
trend in film roughness as film thickness increased.
Additionally there existed a leveling off effect and a crossing
of the two temperature conditions. This possibly indicates a
change in the mechanism of their formation as surface
diffusion may be playing a larger role as the 750°C samples
have a higher roughness.
The electrical measurements performed on the fully
structured capacitors yielded fairly positive results. The
following figure 6 illustrates the C-V measurements of an
oxide only capacitor. This sample was created as a means of
comparison with the Ni-ND structures to ensure that the
electrical results weren’t simply caused by the oxide.
Fig. 6. Si02 Capacitor C-V Baseline Results
The oxide only capacitor was found to have only a LWFB of
-0.02 V. By comparison the Ni-ND structures were found to
have a greater shift in VFB which is shown in the following
figure 7.
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V. CONCLUSION
AVFB of -0.02 V. Additional study on the spacing of the Ni
NDs could be performed in order to determine their electrical
isolation characteristics; however as a result of this work it is
believed that Ni-NDs have great potential in terms of charge
storage and retention.
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Ni-NDs were found to be formed through thermal annealing
at temperatures of 750°C and 900°C. A trend of increasing
roughness with initial film thickness was also found to exist.
Additionally there exhibited a potential change in domination
of Ni-ND fonnation by the mechanisms of evaporation and
surface diffusion. This was illustrated through the crossings
and leveling off of the mean roughness curves. Future study in
terms of roughness and sizing may confirm this. Ni-ND sizes
ranged from 3 nm — 15 nm in height and 20 nm — 70 nm in
width. While the Ni-NDs formed in this study were found to
be tightly bound, they are however too large for integration in
future technology nodes. Further optimization could be
performed to yield smaller size Ni-NDs. For the applications
of this work however, the size of the Ni-NDs was sufficient as
relatively large capacitors were fabricated. The electrical
characterization from the C-V testing produced fairly positive
results as it was believed that the Ni-NDs were storing charge.
There exhibited a A VFB of 0.7 V at 750°C and a A VFB of 0.1 V
at 900°C when swept from 3 V to -3 V. In comparison with the
Ni-ND hysteresis, the baseline oxide capacitor only had a
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Fig. 7. Ni-ND C-V Test Results of a sample with various treatments
Through the comparison offigures 6 and 7 it can be seen
there was a significant shjft in the VFB from the Ni-ND
structures and the baseline oxide structure. The 750°C
annealed device saw a A VFB of 0.7 V while the 900°C device
saw a 0.1 V shift. The shifts were calculated at a 3 V to -3 V
sweep, with the curves sh~/iing positive during the retrace.
Additionally it was found that the hysteresis decreased with
decreasing voltage range sweeps. This indicated that the
hysteresis was somewhat a function of applied voltage. It is
believed that the observed hysteresis of the Ni-ND structures
is a result of the nanodots storing electrons and forcing the
VFB sh~fi. As more negative charge is incorporated in the oxide
due to storage, more positive voltage is needed to get the C- V
curve to respond.
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Characterization of MicroElectroMechanical
Systems (MEMS) Flow Channel (May 2009)
C. Padilla
Abstract— MicroElectroMechanical System (MEMS) devices
are integrations between mechanical engineering, electrical
engineering, and microelectronic engineering. There are many
different applications for MEMS such as micro mirrors, pumps,
nozzle, and a plethora of sensor types. The Microelectronic
engineering department at Rochester Institute of Technology
offers a class in MEMS. Within this class, many MEMS
applications are further studied and created, one being a gas flow
sensor. In 2008, George Manos created a packaging fabrication
process for the RIT flow sensor for further future analysis. Along
with the use of the package, Dr. Lynn Fuller and Jessica Marks
created the tested sensors. Through fluidic and geometrical
analysis the flow channel can be modeled such that input
pressures can be correlated to channel dimensions and desired
flow out of channel. Furthermore, predicted models of varying
channel sizes and flow rate were modeled with 2% to 30% error
from experimental and modeled results.
Index Term~—Microelectromechanical devices, Graphical User
Interface, Standard cubic centimeters per minute, and Fluid flow.
I. INTRODUCTION
M icro-Electro-Mechanical Systems are a relatively newtechnology applic tion. Micro -Elect o-Mechanical
Systems are actually an expansion of an early technology
referred to as micromachining. Micromachining started
around 1982 for the purpose of designing and fabricating
micromechanical parts such as pressure sensors,
accelerometers, flow sensors, etc. [1]
Micromechanical parts are fabricated by using varies
etching techniques for selectively etching specific area within
the silicon substrates. By doing this selective etch, all that
remains are the most wanted geometries. There are two main
etching techniques used for micromachining, isotropic and
anisotropic.
Micro-Electro-Mechanical System (MEMS) devices are an
integration between mechanical engineering, electrical
engineering, and microelectronic engineering. The
Microelectronic engineering department at Rochester Institute
of Technology offers further education about this topic in a
MEMS class. During the studies of this class there are
projects on some applications in which MEMS devices can be
used such as micro mirrors, pumps, nozzle, and a plethora of
sensor types. Many MEMS applications are further studied
and created, one being a flow sensor.
Currently with this package and the design of the flow
sensor the output that the user receives is in voltage.
Realistically, flow of any material is not in units of voltage but
rather a distance over a time (i.e. standard cubic centimeters
per minute, sccm). However, through experimental setup a
flow rate can be found along with an input pressure. To insure
accurate readings a Matlab Graphical User Interface (GUI) has
been created to combine both fluidic and geometrical analysis
to ensure proper measurements have occurred. Furthermore,
the geometries of the channel can be inputted values within the
modeling such that future sensor package and channel designs
can be simulated before any creation has occurred.
II. THEORY
The basic flow sensor that has been created here at RIT
consists of three resistors, the upstream resistor, the heating
resistor, and the downstream resistor, as shown in figure 1.
t.~F1owing !~.
.~
:~: M~t~rnI
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Upstream Heater Downstream
Figure 1: Sensor schematic
As the flow begins the resistance of the upstream resistor
reduces and the resistance of the downstream resistor
increases. By the given placement~ of the resistors the output
voltage can be calculated such that the device is treated as a
voltage divider. This voltage shift therefore is correlated with
the fi
Figure 2: Flow Sensor Package
Figure 2 is the final packaging of the device. The packaging
is such that the input flow is carried through a 2mm by 1 5Oum
channel until the flow reaches the sensor. As shown in figure
3 the channel size directly above the sensor is 1mm by 1 SOum.
Therefore through these dimensions and through a
combination of geometrical analysis and fluidic analysis the
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channel can be modeled.
The following are a series of equations
manipulated such that the modeling could occur:
a
-‘ ~j-1hiP~+S1~PVdA
cit s}:s~TF2l
Reynolds Transport Theorem
O=~-$pdV+fp~7.dA
Conversation of Mass
~FEXT = ~J~p~+ Jvpv ~dA
Newton’s 2nd Law
p2 p2
Bernoulli’s Equation
There were simplifications and assumptions that were
necessary to accomplish the analysis, such as quasi steady
state, which means that although there is constant flow at any
given time the area under observation, can be treated as a
steady state. Through this assumptions the control volume
integral for Reynolds Transport Theorem, Conversation of
Mass, and Newton’s 2nd Law can drop out for easier
calculations.
III. PLANNED PROCEDURE
As mentioned before both a sensor and a package are
necessary for the analysis. A fellow student, Jessica Marks,
created the sensor earlier this year, which she allowed to be
use for the analysis. However, the packaging still needs to be
created which through the help of Dr. Fuller could be
accomplish.
Figure 3: Photoresist pattern for channel formation
Figure 3 is one layer of the photoresist, which is used to
create the channel. To achieve the 1 SOum channel height three
layers of this resist pattern were used. The process that was
used to accomplish this and the whole packaging were Dr.
Fuller’s PowerPoint and process flows titled Make Copper
Board and linageon Ultra Rapid Dry Film Resist. Through
using these step-by-step PowerPoint slides the package was
created.
(3)
Figure 4: Experimental Setup
Figure 4 here is the experimental setup for testing the(4) device. After the packaging was created, testing was done to
verif~,’ my modeling simulations. The setup of the experiment
was with an air input hose connected to a mass flow controller
then through a gage that led to the device. With this setup a
desired flow rate dialed into the controller and have a
measurable pressure along the channel.
IV. OBSERVATIONS AND RESULTS
In this project the data that needed to be collected was from
the experimental setup as mentioned from above. Chart 1
shows the data that was collected.
Chart 1: Experimental Data
The data collection was through increasing the value of the
flow rate controller by increments of ten standard cubic
centimeters per minute and measuring the necessary input
pressure for the channel to achieve the desired flow rate.
Furthermore, this data was placed on a graph such that a
graphical comparison of the experimental and simulated
results can be accomplished (figure 5).
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Figure 5: Input pressure versus flow rate for experiment
In addition to the experimental data, a Matlab Graphical
User Interface (GUI) was created for analysis and modeling of
the channel. Figure 6 shows the GUI that was created for
modeling which has a vary of inputs necessary for any
modeling to occur and for a pressure input to be calculated to
achieve the desired flow rate in the channel.
~ ‘L. I
Figure 6: Matlab Graphical User Interface for modeling
channel
V. DiscussioN OF RESLUTS
As mentioned from above both simulated and experimental
data was collected and compared as shown in chart 2 and
figure 7.
Flow Controller Reading Pressure in PSI gage Simulation
100 0.635 0.44281
110 0.7 0.5358
120 0.76 0.63765
130 0,83 0.74835
140 0.89 0.86791
150 0.965 0.99632
160 1.035 1.1336
170 1.1 1.2797
180 1.17 1.4347
190 1.24 1.5985
200 1.32 1.7712
‘~+~‘Experirnental Data *“Sirnulation Data
Figure 7: Experimental and Simulated data graph
Figure 7 gives the best comparison between the two results
of this project. Although the results are not 100% accurate
between the two results the results are close. The results yield
a 2% to 30% error along the range of data collected.
Furthermore, the Matlab GUI allows scaling of the channel for
modeling before creation of the channel.
As mentioned before a variety of inputs are needed from the
user in order for modeling to begin. These inputs are desired
flow rate, inlet channel width, outlet channel width, channel
height, and then the necessary flow material. When running
the simulator doubling the inlet and outlet widths effectively
decreased the necessary input pressure by eight times the
original value for a desired flow rate of l00sccm.
Overall, the experimental and simulated results were
successful enough to correlate and ensure that the further
modeling could occur. Furthermore, modeling of a channel
could occur before any fabrication of devices and packaging.
VI. CONCLUSION
Although a percent error of 30 is high the modeling is still
relatively accurate. For an example, while doing experimental
data collection because the simulated and experimental data
was so far off, an error in the experimental setup causing such
large errors.
Furthermore, this analysis allows modeling of the packaging
channel size such that expected results can be found before
any fabrication. For an example when running the simulator if
the inlet and outlet widths are doubled the necessary pressure
to achieve 100 S-C-C-M was decreased my eight times the
original value.
After the creation of the simulator and having all results the
Matlab GUI into a standalone executable file for future
students to use it for such modeling.
ACKNOWLEDGMENT
The following individuals need to
acknowledgement for the accomplishment of this
Lynn Fuller, Dr. Sean Rommel, Dr. Steven
Puchades, and Jessica Marks
Chart 2: Experimental and Simulated data
be given
project Dr.
Day, Ivan
REFERENCES
[1] S.A. Vittorio, “MicroElectroMechanical Systems (MEMS)” Pro Quest,
(October 2004).
[2] Fox, Robert W., Alan T. McDonald, and Philip J. Pritchard.
Flow Controller vs Pressure Introduction to Fluid Mechanics. 7th ed. New York: Wiley, 2008.
[3] http://www.csa.com/discoveryguides/rnems/overview.php
[4] A. James Clark School of Engineering. “Not Just for Eatin’: Blue Crab
Nano-Sensor Detects Dangerous Substances”, University of Maryland.
(July 26, 2006)
http://www.eng.urnd.edu/media/pressreleases/pr072506crab-
detector.html
[5] R. Mann, Dr. L. Fuller. “Fabrication of Bulk Micromachined MEMS
Gas Flow Sensor” RIT Microsystems Engineering
[6] . Marks. “Flow Sensor With Integrated PN Diode Temperature Sensor”
100 120 140 160 180 200 220 RIT MEMS. (2008)
Flow rate (sccm) [7] P.Singh, A.Knaian “Photoresistor” MIT.
web.mit.edu/rec/www/workshop/photoresistors.html
[8] All About Circuits. “Bridge Circuits”
http://www.allaboutcircuits.com/vol_I/chpt_8/10.htrnl
Carlos Padilla. Will be receiving his Bachelors in Science in
Microelectronic Engineering from Rochester Institute of Technology in May
2009. After his studies Carlos will be working at Samsung Austin
Semiconductor
62
Design & Fabrication of an 8 BitADC
Garret Phillips
Abstract— MEMs devices at RIT utilize off chip circuitry to be
properly utilized. This paper purposes an eight bit successive
approximation analog to digital converter (ADC) to add to said
devices as to simplify their operation. The ADC was designed and
simulated using Mentor Graphics and Winspice software for the
digital and analog components respectively. Lay out was then
performed for the device as well as a simplified three bit version
and various test circuits. Fabrication was done in the RIT SFML
using RIT’s Sub-i.t CMOS process, which uses a 2~im gate length.
Functional transistors and simple devices were realized. It was
found that any device relying on Metal 2 did not work as desired
as misprocessing post Via 1 etch left a 34nm barrier layer
between the Metal 1 and Via 1 layer.
I. I. INTRODUCTION
CURRENT MEMs devices exist at RIT, but requireexternal circuitry to b properly utilized. he addition of
an on chip analog to digital converter (ADC) would simplify
the use of such MEMs devices. The construction of an eight
bit successive approximation ADC has been purposed to meet
this criteria. The ADC has been designed and simulated in
Mentor Graphics and WinSpice software using RITs Sub-
CMOS 2iim technology. After layout and mask making, the
device, along with a simplified three bit version and test
devices has been fabricated in the RIT SMFL. The successive
approximation architecture was chosen as the amount of
analog circuitry is minimal, which is critical as the current
BSIM 3 models for this technology lack proper testing. Figure
1 shows the block level diagram of the circuit.
II. THEORY
Analog to digital converters are useful in that they convert an
analog signal to a digital signal, as the name implies. Although
multiple architectures exist today, the successive
approximation architecture was chosen for this application as
it minimizes the amount of analog components needed. This
was to enhance the success of the project as the device models
for this technology have not been properly tested. Other ADCs
were researched such as single or dual slope ADCs but were
dismissed as the conversion rate was not seen as adequate for
this application, despite their high resolution.
It can be seen (Figure 1) that the analog input is fed into a
sample and hold circuit. When the Start pin goes low, this S/H
circuit holds the current value of the input until the conversion
is complete. The SAR then sends a digital word to the DAC to
output one half the reference voltage. This voltage is compared
against the analog signal and the comparator outputs a 1 or a 0
depending on which is larger. If the DAC voltage is larger the
comparator outputs a I and bit zero in the SAR gets reset to
zero. Bit one is then set to one in the SAR and output again to
the DAC, which itself outputs a quarter of the reference
voltage. If the analog signal is larger than the DAC voltage the
comparator outputs a 0, which does not reset the current bit in
the SAR. This happens eight times for the entire conversion to
take place. The resulting SAR digital word eventually
converges on analog input voltage. A graphical situation like
the one just mentioned can be seen in Figure 2.
Sample~ Hold
10000 01000 01100 01110 01101
Figure 2: Ideal Operation
The digital portion of the design includes the SAR, and Output
Register sub circuits. The main consideration of these
components is the area taken in the final chip. The base
layouts were taken from work performed in a previous class
(EMCR 520). However, the area required was too large for the
final design space, and modifications had to be made,
especially in the SAR. Another constraint was to not route in
polysilicon, as the sheet resistance is very high (>100
ohm/sqr). Any poly that was not over a channel was widened
in attempt to reduce the overall resistance. Attempts to
enhance yield was made by keeping far above minimum
widths and lengths in geometries used, as well as including
redundant vias and contacts where possible.
The analog portion of the design includes the Comparator, 8
Bit DAC, Sample and Hold, and Reference Buffers.
Significant attempts were made to design for robustness as the
models used were in question. The main thought was to keep
the designs simple, staying away from unneeded circuitry that
could ruin the device. The same two stage operational
‘AVref’
Y~Vref
[8:0]
Out
Vin
Figure 1: Successive Approximations ADC
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amplifier was used for both the Comparator and DAC. This
allowed more time to be focused on one design rather than two
different ones. Further, the DAC architecture used was a
simple 2RIR resistor ladder network. This was chosen for two
reasons. First, for simplicity, as the output of the latter network
in feed into a unity gain buffer (two stage amp). Second, the
2RiR values were chosen as it allows for designing resistors
that are matched well together. The actual values of the
resistors are not nearly as critical as the variation between
them. This is important as the poly sheet resistance (poly
resistors) has seen lots of variation over time.
Much time was devoted to the two stage amplifier as its
performance is thought have a significant impact on the overall
performance of the ADC. Two very important parameters were
to design for a small offset voltage, as well as zero to five volt
operation.
A capacitor module was needed for two of the analog sub
circuits. One is necessary for the sample and hold input circuit,
and the other is need for compensating an amplifier that
utilizes negative feedback. The RIT Submicron CMOS
technology does not include any such characterized element.
Therefore, one constraint was to devise a suitable capacitor for
both situations. It was found, due to area constraints, that n
type polysilicon over an nwell with gate oxide in between
would be suitable for such capacitors. The thin oxide provides
a high capacitance which minimizes the total area needed.
Also, the applied signal will not reach below zero volts, so
inversion of the substrate in not an issue. Substrate contacts
were made with n+ regions in the wells. Although this equates
to a high resistance at one terminal (low substrate doping), it
was the best solution for this situation.
II. III. RESULTS AND ANALYSIS
Figure 3 shows the results of the simulation for the ADC
preformed in Accusim. It can be seen that the device is
operating as expected and as described in the theory. That is,
the DAC voltage converges onto the applied analog signal
over time. Also shown is the serial data output, which is the
inverted signal coming out of the comparator.
output voltage is as expected, zero volts to five volts. Two
different treatment combinations were performed for the poly
sheet resistance, 30 ohrnlsqr and 100 ohrn/sqr. Figure 4 shows
that both cases behave closely and as expected.
// 30 13~q1L_ loOn q/1
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Figure 4: DAC simulation
Figure 5 is the same plot as Figure 4 but zoomed in to examine
the DAC transition around 2.5 V output. The 30 ohm!sqr
simulation is seen to have a worse response than the 100
ohmlsqr. This is shown through the linearity of the output as
the 100 ohmlsqr does not drop as much as the 30 ohmlsqr.
-
T ~ms~
Figure 5: DAC simulation
Figure 6 shows the simulation results of the two stage
operational transconductance amplifier (OTA). In this plot, but
magnitude and phase of the device can be examined. It is
found that the gain of the amp was 61.6 dB with a phase
margin of 66°. It must be noted that this is with the ‘PMOS’
compensation capacitor. This demonstrates that the amp is
stable, even when used in the unity gain configuration. The
bandwidth was also found to be 9kHz. It could be thought that
these results are low and a better amplifier could easily be
designed. As this might be the situation, timeliness and
robustness were the leading factors during the design. It is seen
that when the amp is used as a buffer (unity gain) the
frequency can go into the MHz region. Also, when it is used as
a comparator no compensation capacitor is necessary and the
frequency response of Figure 6 is invalid.
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Figure 3: Simulation Results for ADC
Figure 4 shows the simulation results for the digital to analog
converter. In this figure the input in the converter is swept
from all zeros to all ones. It is seen that the corresponding
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Figure 6: AMP simulation
Figure 7 shows the results of the comparator simulation. In this
plot, one input is held at a constant voltage (2.5 V) and the
other input has a small sin wave applied to it. The output
shows the ideal response in that when the one input is larger
than the other the output is at Vdd (6V) or when it is lower, the
output is at OV.
This device was then laid out using Mentor Graphics software.
Layout for each individual component was performed on its
own, but with the overall design in consideration. The
placement of each component in the overall design was first
decided before any layout took place. This way, when doing
the individual layouts, these shape and area constrains could
be taken into consideration. Figure 9 shows the layout of the
entire chip as well as the simplified three bit version.
Figure 7: Comparator simulation
Figure 8 shows the comparator output during transistion
between high and low state. From this figure it can be seen that
there is about a 2OrnV offset at the output. That is, the output
changes state when the inputs are 20mV apart. This is not ideal
as the transition should occur when the inputs are equal, and
could lead to a decrease in resolution. For this converter the 8
bits with a 5V references correlates to 19.5mV steps between
increments. The 20 mV offset in the comparator could reduce
the 8 bit resolution to 7 bits.
Figure 8: Comparator simulation
Many design considerations had to be accounted for during the
layout phase of the project. The digital sub circuits such as flip
flops were taken from a previous class (EMCR 520) but were
modified to save space. Resistor matching was utilized in the
DAC as well as the use of dummy resistors to ensure proper
resistor values. Multiple fingers and interdigitation were also
used in the two stage OTA for reduced parasitics and better
matching.
This device was then fabricated using RIT’s Sub-u CMOS
process at RIT. This single work function technology uses an
etched gate length of 2iim. It features LOCOS isolation,
Lightly Doped Drains, and two level metallization. The entire
process has 13 level of lithography and a total of 78 process
steps. Figure 10 shows a labeled SEM cross section of a
fabricated transistor from this process.
i5OA~ate O~ide I
Figure 10: SEM cross section
Figure 11 shows a family of curves for both a PMOS and
NMOS device. This demonstrates working transistors from the
ef’g~
Figure 9: Entire Chip Layout
unterlayer Dieuectric ~ Sidewall Spacer
processing performed. These results are as expected and match
previous results found for this process.
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Figure 11: Family of Curves
Figure 12 shows the results of the reference buffer sub circuit.
It is seen that this device behaves as intended in that when Vin
is low, Vout is low, and when V in is high, Vout is at Vdd. It
can be seen that the transition between the high and low occurs
just above 3V which is higher than the ideal 2.5V, which
could be caused by a mismatch in transistor sizing.
Vin [V]
Figure 12: Reference Buffer
It was found that any device relying on the Metal 2 layer did
not work. A faulty Via 1 etch was determined to be the culprit
of this problem. Figure 13 show the I-V results of a 512 via
chain. It can be seen that there is a resistive trend as the
voltage is increased over the chain. Unfortunately though, the
current drawn is in the pA range, suggesting that there is an
unwanted insolating layer between each via. This was then
verified through SEM images.
V [Vj
Figure 13: Via chain results
Figure 14 shows the resulting SEM cross section of a via. It is
thought that the 34nm barrier layer is Alumina which is caused
by an 02 plasma step used to remove photoresist.
The goal of this lab was to design, simulated, layout, fabricate,
and test an 8 bit successive approximation ADC. It was found
that the device as well as a simplified three bit version were
properly designed, being verified though simulation using
BSIM3 models for the RIT process. Layout was then
performed using Mentor Graphics software for the circuit as
we all individual sub circuits. The chip was then fabricated
using RIT’s Sub-ia CMOS process. Working transistor were
realized as well as simple devices. Unfortunately any device
using Metal 2 was found to not work as a result of
misprocessing post the via etch step.
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Surface Imaging Through Silylation
Chelsea R. Plourde
Silylation is a surface imaging technique which allows silicon
to absorb into photoresist in specified areas. Photoresist
containing silicon creates a hard-mask which is resistant to
oxygen plasma. This allows for the development process to
occur strictly in dry etch systems. Surface imaging is a
desirable technique because it removes the need to expose
through the photoresist stack. Traditional lithography
techniques require a high dose of ultra-violet (UV) light in
order to penetrate to the bottom of a photoresist stack. It is
critical, for quality imaging, that the photoresist not be over or
under exposed. This creates a process window dependent on
two main variables; the photoresist thickness and the dose
needed to penetrate through the photoresist stack. Surface
I. INTRODUCTION
T HIS PROJECT uses the Diffusion-Enhanced SilylatingResist (DESIRE) process1 to incorporate silicon into
01R620-10 positive tone photoresist. During exposure,
the ultra violet (UV) light causes carboxylic acid to form
within the photoresist. A post-exposure bake (PEB) is
performed in order to crosslink the unexposed photoresist.
Crosslinking occurs when the sensitizer within the
photoresist chemistry is raised to a temperature close to the
glass transition temperature. The silylation step is
preformed inside of a vacuum oven at the same temperature
as the PEB. Hexamethyldisilazane (HMDS) is used as a
silylation agent. This chemical was chosen because it has a
high silicon content as well as the ability to form a gas at
elevated temperatures. The silylation occurs when the
silicon in the HMDS bonds with the carboxylic acid created
in the exposed regions of the photoresist material. Silylation
will not occur where crosslinking has taken place. The
samples are placed in a dry etch tool (Drytek Quad, reactive
ion etch system). An oxygen plasma is applied which
selectively etches only the regions where silicon is not
present. This project explores the application various power
and oxygen settings within the etch chamber. Measurements
to determine selectivity were conducted using an optical
profilometer.
The metric used for determining the quality of the hard-
mask created during silylation is silicon contrast. Silicon
contrast is the ratio of silicon absorbed by the exposed
photoresist as compared to the unexposed photoresist. An
optimal silylation will have 100% silicon absorption in the
exposed areas while still maintaining 0% silicon absorption
imaging allows for a larger process window because the dose is
not depended on the thickness of the resist. In surface imaging,
the UV light only exposes the top-most layer of the photoresist
material. Surface imaging removes the resist thickness
variable, this will allow for a wider process window. Variation
in photoresist thickness is also important; traditional
lithography requires a uniform photoresist thickness across the
surface of the wafer in order to optimize depth of focus (DOF).
Surface imaging tends to be less effected by photoresist
variation due to short depth requirements of the exposure.
This allows for a relaxed depth of focus (DOF) requirement, as
well as a larger process window.’
Index Terms—Silylation, Surface Imaging, Silicon Contrast
in unexposed areas, see Fig 1.
Fig. 1- Silicon Contrast
The ability to block an oxygen (02) plasma etch can be
measured by monitoring the step height of the unexposed
and exposed photoresist at various etch times. A designed
experiment was conducted to reach the optimal silylation
conditions. An optimal silylation condition of 30sec PEB
with a 1 70C silylation temperature was chosen. A second
designed experiment was conducted to optimized the dry
etch conditions. Through this work it was clear that the
silylation was able to block a portion of the dry etch but not
the duration. This project was successful in showing that
silylation can be achieved with the resources at RIT.
II. THEORY OF SURFACE IMAGING AND SILYLATION
The use of surface imaging through the technique of
silylation has advantages in improving the depth of focus
within a lithography process. This method removes the need
to image to the bottom of the resist stack, in turn allowing
for a greater depth of focus (DOF), see Fig 2.
I I
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Traditional LIthography Surface Imaging
Fig. 2- Methods of Lithography
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The DOF is the range in which the image will be in focus.
This means a larger depth of focus will produce a bigger
process window. The use of surface imaging in the top most
layer of resist will require a smaller DOF because the need
to image though the entire photoresist stack is not
necessary. This also allows topography to be less of an issue
as well a reflectivity from the under laying films.
Coopmans and Roland’ developed a silylation technique
called the DESIRE process. Fig. 3 shows the process flow
for the DESIRE process. The advantaged of the DESIRE
process comes with the ability to change the silicon
absorption rate of resist material after exposure to UV light.
IIee**. ~The best image is formed when the silicon absorption
contrast between exposed and unexposed resist material is
high. The unexposed areas will chemically crosslink during
a PEB. The carboxylic acids hydroyl group will bond with
the silicon in the HMDS. The areas absorbing silicon
material will form a hard-mask at the top level of the resist,
which can be used to with stand a dry etch process. This
created the ability to selectively form lines and spaces
without the development step.
— — ~-
- —
~ *
Fig. 3- DESIRE Process
Choosing a resist material, which will easily absorb
silicon, is important. The optimal resist would be one,
which will absorb silicon easily when exposed, but will also
form strong chemical crosslinking when not exposed to IJV
light. The high level of selectivity will insure that residual
formation of resist or surface attacks do not occur.
Research has shown that the pre-silyation bake time and
temperature is important in the creation of a wide process
window. The length of the bake is directly proportional to
the temperature needed. Finding a balance between time
and temperature is important. Also affecting these results
are the use of sensitiser within the resist chemistry. The
need for sensitisers is important because this ratio of
sensitisers within the resist will affect the crosslinking of
unexposed resist material. If not enough sensitisers are
present in the resist material insufficient crosslinking in
unexposed resist material will occur, thus allowing silyation
to occur where it is unwanted. When sensitizers are in too
high of a quantity then a larger exposure dose will be
needed in order to rid the sensitizers from the chemistry.
The PEB time and temperature will be affected by the
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percentage of sensitizers present in the resist chemistry. It
has been shown that a sensitiser concentration of 10% to
17% is an acceptable level.
Other chemical considerations in the resist material
include the concentration of silicon in the resist material
itself. The ability for the resist material to silyalate depends
on the amount of free bonding sites in the resist between the
OH and Si molecules. The number hydroxyl groups present
in the carboxylic acid will allow the silyation material to
bond. This means that the more silicon present in the resist
the less opportunity for the silicon to incorporate with
silyation. It has been shown that 7% to 10% silicon
incorporation in the resist material produces the best image
quality.
Finally the dry etch process required for the DESIRE
process has been developed in a two step form2. The best
profiles have been shown to occur in a two step dry etch
process. This is necessary because of the inability to get
perfect silicon contrast. The first step of the dry etch is to
eliminate the slight widening in the image transfer, see Fig
4. The first step applies a fluorine and oxygen mixture. The
fluorine allows for less selectivity than a pure oxygen
plasma. The fluorine will remove both crosslinked and un
crosslinked material. The second dry etch step is an oxygen
only chemistry. This will selectively etch only the areas that
have not been crosslinked.
Fig. 4- Two Step Dry Etch Process
In order to choose the proper resist material a design
experiment will be needed to determine the optimal pre
silyation time and temperature.
III. PROCEDURE
A. Creation ofFilm Stack
Silicon
Oir620-lO photoresist. This application was completed
using the SSI coat track. Each wafer was coated to a
thickness of lum.
B. Expose Wafers to Ultra Violet Light
Silicon
Fig. 6- Expose
Exposure to UV light is done on a contact aligner system
with UV broadband light. The time of exposure varied but
the dose remained the same in all cases. A dose of
175mJ/cm2 was applied.
C. Post Exposure Bake
Silicon
Fig. 7- PEB and Silylation
A PEB was applied in the silylation oven for a variety of
times and temperatures. The PEB was completed in the
silylation oven while the chamber was pumping down. All
silylation times were held for 2 minutes. The silylation
chemistry was HMDS.
D. Diy Etch in 02 Plasma
Silicon
Fig. 8- Dry Etch
Dry etch is completed in the Drytek Quad (reactive ion
etch system). The etch is an 02 plasma. The power and 02
content were varied.
E. Designed Experiments
The project was broken into two sections; optimization of
silylation conditions and optimization of dry etch
conditions. The silylation designed experiment conditions
can be seen in Fig 9. Two temperature and time settings
were chosen for the PEB and silylation.
The second DOE was based around optimizing the dry
etch conditions. The power, 02 flow and silylation
chemistry were varied. The conditions can be seen in Fig
10. In must be noted the the variation in power will change
the level of physical etching while changing the 02 flow will
change the chemical etching properties in the dry etch
system.
Fig. 5- Film Stack
The process begins with coating a silicon wafer with
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IV. RESULTS
The first major result was found through the metrology
tool set traditionally used for thickness measurements. The
results calculated were not consistent even with the same
conditions applied to wafers. This lead to the conclusion
that tools relying on the refractive index of a material would
not produce reliable results do to variation in the refractive
index which was a result of different amounts of silicon
absorption. A new method of analysis of film thicknesses
was needed; this lead to the use of the ellipsometer and
optical profilometer for reliable results.
With the optical profilometer the best silylation
conditions was concluded to be the 170C silylation
temperature with a PEB time of 30 seconds. A summary
table of the average step height for each condition can be
seen in Fig. 11. This
These results may be explained by thinking about the
glass transition temperature of the photoresist. The 1 70C
temperature was closer to this value than the 150C value.
The shorter PEB time means that the crosslinking of the
resist was sufficient after 30sec and a 60sec PEB created
too much crosslinking.
170C 150C 170C 6Osec 150C
3Osec PEB 3Osec PEB PEB 6Osec PEB
6 98nrn 2 4nm 2 6nm 2 2nm
Fig. 11- Silylation DOE Results
The optical profilometer outputs an intensity plot as well
as image plot. Fig 12 and Fig. 13 show the plots produced
from the profilometer. The images show one of the
measurements taken for the 170C silylation with 30sec
PEB.
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Condition Silylation PEB Time
Number Temperature (C) (See)
Condition Power 02 Flo’~ Silylation
Nuinbe (W) 1 0 Cb~mistr
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2 - 10 - 30
1 80 200 1,2
~ 8010 166~ 6b2
3 80 133 1,2
4 120 200 1,2
5 120 166 12
6 120 133 1,2
Fig. 13.. Image taken from the optical profilometer
The next designed experiment gave insights into the dry
etch process. From the silylation optimization it was
concluded that the level of silylation was not dense enough
to fully block the dry etch. The second experiment was
analyzed at two etch times; 40sec and 80sec. The objective
of the two etch times was to determine if the difference
between the etch rates for the silylated and un-silylated
photoresist materials changed during the second etch. This
would indicate where the silylation layer was being etched
away. Both etch times showed the same optimal dry
conditions of 80W, 200sccm of 02 and 2cc of silylation
chemistry. The results of the 40sec etch can be seen in Fig
14 while the 80sec etch can be seen in Fig. 15.
Fig.- 9-Silylation DOE
Fig. 10- Dry etch conditions
UUU2U~4uSUbU1Ui~O~11jI.l
Ii
I
U~J oS~ O~) -
Fig. 12- Intensity plot taken from the optical profilometer
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49.5 J 46.9 22 16.5 j 33 I ~
Fig. 14- 40sec Etch Results
Fig. l5-80sec Etch Results
This data allowed for a statistic model to create models
which predicts the step heights a various processing
conditions. Leverage plots, showing the confidence
intervals, for these models can be seen in Fig. 16 and Fig.
17.
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Fig. 17- 80sec Leverage Plot
Finally the models for the 40sec and 80sec etch can be seen
in Fig. 18 and Fig 19. The 40sec etch time shows
dependence on the amount of chemistry applied to the wafer
as well as the cross between power and 02 flow. The 80sec
etch showed a dependence on silylation chemistry as well as
power. This was a surprising result that the longer etch time
showed a different statistical dependence. This gave more
insight into the possibility that the silylation layer is being
etched away.
.~ ;.....,,.
S 236063 ~ 2
Power (W) chemistr3 (Ce) Desirebi8y
Fig. 19- 80sec Etch Model
V. CONCLUSIONS
It was concluded that silylation can be achieved with
materials present at RIT. More research needs to be
completed in order to have a silylation layer capable of
blocking a full dry etch. This might be achieved by taking
these results and further optimizing with iterative
experiments.
The optimal silylation conditions were concluded to be
l7OC with 2cc of HMDS (icc applied at the start of the
silyation and icc half way through). The optimal dry etch
conditions were concluded to be a lower power and a high
02 flow. The quantity applied in this case were 80W of
power and 200sccm of 02. These values are at the low and
high spectrum of what the drytek quad could produce.
APPENDIX
Operation of Silylation Oven at RIT:
Temperature and time settings were optimized using
0ir620-iO positive tone photoresist.
1. Plug in heater.
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200scc
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80W,
l66scc
m
83.1
80W, 120W,
l33scc 200sccm
m
120W
l66sccm
120W
l33sccm
€
61.3 I 14.8 29.8 I 37.7
Fig. 16- 40sec Leverage Plot
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Fig. 18- 40sec Etch Model
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2. Turn the heater on using the switch under the door,
see Fig. 20. The red light above the control
thermostat knob should light.
a. The oven is preset to reach 170C. This should take
approximately 2 hour to reach temperature and stabilize.
b. The temperature control on the inside of the chamber will
take longer to reach temperature.
c. The orange safety light may light at some points. This is
normal.
3. Check pump pressure on gauge on the top of the
over, see Fig. 20.
4. If the pressure is at zero then the oven door can be
opened. See step 5. If the chamber is pumped
down the oven will need to be vented, see step 4a.
a. The door should never be opened unless you
know that the previous user has properly vented the
chamber. If this information is follow steps for
venting the chamber safely.
b. Insure that the vacuum valve is closed, see Fig.
21. The valve is open when parallel to the vacuum
line.
c. Press the Nitrogen valve to release Nitrogen into
the oven. This will allow the pressure in the
chamber to drop. Hold the Nitrogen valve for about
20 to 25 seconds. The pressure should drop to
somewhere between 10 to 15 inches.
d. Open vacuum valve on the side of the oven. This
will pump the chamber back down to 29 inches.
e. Repeat steps lb and ic at least 3 times. This will
insure no hazardous gases escape from the chamber.
f. Insure the vacuum valve is closed.
g. Fill the chamber with Nitrogen until the chamber
pressure reaches zero. When the chamber pressure
reaches zero turn off the Nitrogen.
5. Open the latch on the side of the oven by pushing
the door in and up. The lever should move in the
upward direction while the latch swings up.
6. Load your samples onto the plate inside the oven.
Be careful!!! The oven will be hot!
7. Insure that the seal on the door is in place. Close and
latch the door by pushing the door in and up.
8. Open the vacuum valve and allow the chamber to
reach 29 inches. This should take about 1 minute.
Once the chamber reaches 29 inches close the
vacuum valve.
9. The time while the oven is stabilizing is used as a
post exposure bake.
a. While oven is stabilizing load the syringe with
chemistry, typically 1cc of chemistry is used. A
second application of icc can be applied mid way
through the silylation.
b. Inject the syringe into the inlet. Do not place
your hands on the opposite site of the syringe
needle.
c. Allow the silyaltion to occur for 2 mm.
Vent chamber as described previous.
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Front Contact Grid Design for Terrestrial ITT-V
Concentrator Solar Cells
Stephen J. Polly, Dr. Michael Jackson, Dr. Seth Hubbard
Abstract—Photovoltaic devices can exhibit an increase in
conversion efficiency as increasing power density is
concentrated onto them. Design of the front contact grid is a
major processing step that can govern the concentration at
which the efficiency is at a peak. A series of equations provided
by M. Green was used to design GaAs solar cells for
concentrations of 1, 25, 50, 100, and 200 suns. The cells were
processed and tested under a 1-sun calibrated AMI.5G
spectrum, as well as a Large Area Pulsed Solar Simulator to
measure device parameters under concentrated light. All
devices—except the ones designed for 1-sun—exhibited
increases in efficiency with increased concentration.
Additionally, series resistance was shown to decrease with the
increased concentration design.
I. INTRODUCTION
IN photovoltaic devices operating under concentratedillumination, short circuit current density (Jsc) incre s s
approximately linearly with the concentration level, while
open circuit voltage (Voc) increases as the natural log of
Jsc. Efficiency is directly related to the product of Jsc, Voc
and fill factor (FF), a term that incorporates the effects of
series and shunt resistance (Rs, Rsh). Efficiency can
therefore increase with concentration as long as the
increases in Jsc and Voc outweigh the decrease in FF due to
Jinax2Rs power loss [1]. Factors contributing to Rs include
the resistance of the front contact grid fingers, the metal-
semiconductor contact resistance, and the sheet resistance of
the semiconductor material. Rs can be reduced by
increasing the quantity of the grid fingers, however, this will
also increase the power loss due to shadowing of the
junction by the metal contacts. Martin Green provides a set
of equations that describe the fractional power loss due to
both the resistive mechanisms and shadowing based on
semiconductor and process parameters [1]. Given the sheet
resistance of the emitter, the resistivity of the grid fingers,
specific contact resistance, and expected Jsc and Voc, a
front contact grid can be designed to peak in efficiency at a
particular concentration where resistive loss begins to
dominate.
II. THEORY
A model presented in Green [2] provides a series of
equations (1-6) describing the various mechanisms of power
loss that can be attributed to cell fabrication. Definitions of
terms can be found in Error! Reference source not
found.I. Some of the power losses are based on resistive
loss, which in the case of (1, 2) can be reduced by
increasing the width of the metal lines, or in the case of (3)
by reducing the spacing between fingers. Other losses are
due to the metal grid blocking radiation from penetrating
the semiconductor and creating electron hole pairs, also
known as shadowing. Shadowing losses are minimized by
decreasing metal thickness or increasing finger spacing.
Resistive losses must increase to decrease shadowing losses
and vice versa. To mitigate the power losses, an iterative
approach may be used to find local minima based on
process limitations and material properties.
1 ~, Imp
Prf =BPsrnf~1q
1 Imp’
Prb A’~BPsrib~
l4~
Psf =
Psb = B
Imp S
Pcf =Pc~~
Pti
(1)
(2)
(3)
(4)
(5)
(6)
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III. PROCEDURE
Data from Transmission Line Measurement (TLM)
pads on a GaAs p-i-n solar cell was used to detennine the
sheet resistance of the p-GaAs emitter and the specific
contact resistance. Existing concentration measurements of
Jsc vs Suns and Voc vs Suns of a GaAs cell was
interpolated to determine reasonable culTent and voltage
values at concentration levels of lx, 25x, 50x, lOOx and
200x. This information was used in conjunction with a
BASIC program that iterated the aforementioned equations
to converge on a grid spacing that balanced resistive loss
with shadowing loss at each of the above concentration
values. A mask set was created containing two of each cell
type, as well as the current NPRL concentrator design.
Single junction GaAs soalr cells on GaAs
substrates were grown by organo-metallic vapor phase
epitaxy (OMVPE) at NASA Glenn Research Center using
standard precursors including trimethylgallium,
trimethylindium, arsine, and phosphine
The wafers were cleaned in acetone and IPA,
preceding two layers of LOR-10A lift-off resist applied via
spin-coating. The resist stack was capped with a layer of
Shipley 1813 photoresist and the front side metal contact
grid was patterned with a Karl Suss MA56 contact aligner.
After development, the wafers were loaded into a KJL
Nano3 8 thermal evaporator for p-type GaAs ohmic contact
metallization consisting of a stack of AuJZnJAu totaling
approximately 211m — the thickness of the LOR stack. The
wafers were processed in Remover PG to dissolve the
remaining lift-off resist, taking the rest of the evaporated
metal with it.
The wafers were then coated with Shipley 1813
again and active areas are pattemed around the top contacts.
“i’ After development, the wafers were subjected to a wet
% chemical MESA etch to remove all material around the
perimeter of the diodes. This etch is dual purpose: it defines
the active area of the devices at 0.5cm2, as well as
electrically isolate the cells from each other. GaAs was
etched in 3:4:1 H3P04:H202:H20 and InGaP was etched in
5:1 HC1:H20. The photoresist was stripped and the GaAs
contact layer is etched using 1:2:40 NH4OH:H202:H20.
This is a slow but fairly anisotropic etch for GaAs which
helps to prevent undercutting of the grid fingers.
The front side of the wafer was protected by a final
coat of photoresist, and the wafers were loaded upside down
into a KJL PVD75 thermal evaporator and n-type GaAs
ohmic contacts of Au/Ge/Ni/Au were deposited. The
devices were annealed in a tube furnace at 400°C for 5
minutes to create backside ohmic contacts.
Devices were tested using an Agilent BI500A
Semiconductor Device Analyzer and a Newport 450W
Solar Simulator with an AM1 .5G filter for illuminated J-V
plots at 1-sun. Prior to testing, the lamp was calibrated using
a standard GaAs cell calibrated to the AMI.5G spectrum at
National Renewable Energy Lab (NREL). This spectrum
follows the ASTM E892-87 standard for terrestrial solar
cell applications. After testing at RIT, the cells were taken
back to NASA for concentration measurements on a Large
Area Pulsed Solar Simulator (LAPSS). The devices were
measured until there was a peak in the efficiency, however
during analysis an error was identified in the determination
of efficiency resulting in some devices not tested until a
peak was reached. Efficiencies were calculated using a
geometrical term derived from the 1 /r2 intensity relationship
between the light source and the cell.
IV. RESULTS
As expected, Jsc exhibited a linear increase with
concentration (1), while the Voc exhibited an increase as
the natural log of concentration (2).
TABLEt: DEFINITIONS OF TERMS EQUATIONS 1-6
Description Unit
%Prf resistive power loss, fingers
Prb resistive power loss, busbar
p~f shadowing power loss, fingers
Pob shadowing power loss, busbar
PCI resistive power loss, finger ohmic contact
Pcti resistive power loss, lateral emitter current
M geometric term based on grid design
A length of busbar; length of cell
B length of finger; width of cell
Psrnf sheet resistivity of metal fingers
Psmb sheet resistivity of metal busbar
PC specific contact resistance
sheet resistivity of emitter
~mp current density at maximum power point
Vmp voltage at maximum power point
S finger spacing or pitch
WI finger width
busbar width
m
m
ohm/sq
ohm/sq
ohrn*cm2
oh rn/sq
mA/cm2
V
m
m
rn
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Concentration (Suns)
Fig 4: Efficiency response of increased concentration.
TABLE II: EFFICIENCY VALUES OF AT 1-SUN AND AT PEAK
Highest
1-Sun Efficiency Improvement
Design Efficiency Observed Over 1-sun
E
C)
>~
0
ci)
U
U)
D
C)
/
aI~
Ii
a lx
a 25x
a 50x
lOOx
a 200x
a NPRL
85.5
85.0
84.5
~o 84.0
0~~’~
u_83.5
U-
83,0
—a--- 25x
—a—-50x
lOOx
—a— 200x
—I—NPRL
101 10 100
Concentration (Suns)
density increases linearly with increased
concentration.
0 40 80
82.5
82.0
81.5
120
Concentration (Suns)
Fig. 3: Fill factor response of increased concentration.
Finally, the efficiency for each cell shows and increase
with concentration, except the lx design which peaked at a
value less than or equal to one sun (4).
Table II shows the 1-sun efficiencies, as well as the
highest efficiency observed for each cell type, as well as the
percentage improvement over the 1-sun value. Table III
displays what the concentration was for the efficiency peak,
if any, for each device type as well as the measured series
resistance of each.
18
Fig. 1: Current
1.16
.4.14
a —
I
aQuo a
a a lx
~
a 50x
106 a
a aa a 200x
a a a NPRL
1’04i I
Concentration (Suns)
Fig. 2: Open circuit voltage increases as the natural log of
concentration.
The fill factor for each cell type peaked before designed
concentration, with designs for higher concentrations
peaking after lower concentration designs (3).
16
14 —b-— lx
—4---25x
—a-.-50x
lOOx
—A— 200x
—-- NPRL
12 10 100
lx 16.32% 16.32% 0.00%
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25x 15.65% 16.86% 7.70%
50x 14.80% 15.70% 6.08%
lOOx 14.37% 15.93% 10.86%
200x 13.46% 15.89% 18.05%
NPRL 12.75% 14.78% 15.92%
TABLE HI: CONCENTRATION AT PEAK EFFICIENCY AND SERIES
RESISTANCE
Concentration Series
at Peak Resistance
Design Efficiency (0)
lx <= lx 3.1
25x 24x* 0.139
50x 30x 0.104
lOOx 60x* 0.086
200x -- 0.061
NPRL -- 0.085
ANALYSTS
Table II shows the I-sun efficiencies, as well as the
efficiency peaks, of the devices created. Not surprisingly,
the lx cell performed the best, with 200x the worst, at 1
sun. The shadowing loss of the cells designed for higher
concentrations significantly impacted the Jsc at 1 sun.
Under concentration, the lx efficiency began to decrease
immediately, while the 50x design peaked at 30x. The peak
of the 25x and lOOx designs may be 24x and 60x
respectively, but higher peaks may be possible. The NPRL
and 200x designs did not exhibit a peak within the range
tested, though all new designs operated at higher
efficiencies than the NPRL design. While a small offset in
efficiency peak can be attributed a higher than expected
emitter sheet resistance, the results indicate interpolating
one design for Voc and Jsc values to create contacts
designed for different concentrations.
Another method of designing cells can be found in [3].
This uses a distributed SPICE model incorporating many
repetitions of both illuminated and grid-connected solar cell
models. Each of these models represents a unit of
approximately one square micrometer of the entire device.
To accurately model the devices tested in this experiment,
over 750 million individual circuit components would have
been used. Severe shunting problems occurred while trying
to scale this model to reduced complexity while (which also
would have decreased accuracy). Ultimately, the model
proved fruitless though work continues to find a viable
means of simulating (and ultimately designing) future cells
with the help of SPICE. This would remove the need to
estimate the operating conditions of the maximum power
point at the designed concentration, as these values would
be determined numerically through the simulation.
By overlaying non-illuminated J-V with a Voc vs. Jsc
plot, a lumped Rs can be found through the change in
voltage between the two. The resuitsError! Reference
source not found, show the cell designed for 1-sun has the
largest resistance, while the 200x cell has the lowest, as
would be expected based on the design.
V. CONCLUSION
Front contact grids were designed based on previously
fabricated cell data, for lx, 25x, 50x, lOOx, and 200x
concentration. For cells designed to operate at higher
concentrations, an increase in efficiency was shown, but due
to a miscalculation in efficiency not all cells were tested out
to their efficiency maximums. Of the cells that did reach a
maximum, only the lx and 25x designs peaked near where
they were intended to peak. The discrepancy was attributed
to using extrapolated and interpolated data from one
specific concentrator design to help create the range of
designed used in this experiment. For this method to work
properly, many designs need to be created, fabricated, and
tested in iteration to determine a true optimal design.
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Etching for Dual Damascene Fabrication
Samuel Rodens, Rochester Institute of Technology
I. INTRODUCTION
COPPER interconnects have revolutionized thesemiconductor industry. Copp r exhibits a 30% to 40%
drop in the resistive-capacitive (RC) delay, when
compared against aluminum. This is because the
permittivity of copper is significantly lower than aluminum.
This is shown in Equation 1. However, a significant
problem with using copper is that it cannot be plasma
etched. This problem was solved with the Dual Damascene
process.
A Dual Damascene process involves several layers
of interlevel dielectric (ILD) being etched to create a void
where the copper can be deposited. The excess copper is
then removed from the top through a method called
chemical-mechanical planarization (CMP). There are two
main components in a Dual Damascene: the via and trench.
These are shown in Figure 1. The via acts as the connection
between the metal 1 and 2 line. The trench is part of the
metal 2 design, and connects to the via at the interconnects.
The trench is generally wider than the via to allow for easier
alignment. There are several different methods of creating a
Dual Damascene. The two basic methods are a trench-first
etch and via-first etch, which are shown in Figure 4. Both of
these methods were investigated in this experiment. The
metallization and CMP have already been successfully
implemented at RIT, and therefore focus was placed on the
etch component of the process [1].
II. PREVIOUS WORK
Keerti Kalia designed a via-first dual damascene at
Rochester Institute of Technology in 2007 for Senior
Design. Kalia was able to successfully deposit and adhere
Copper, Tantalum, and Tantalum Nitride onto the dual
damascene. In addition, CMP did show some promising
results. Though there was some dishing and erosion, this
should have been expected given the wide variety of pitch
and bias dimensions.
However, the etch component had many more
challenges. As shown in Figure 2, the via was significantly
under etched. The via is only 15-25 percent of the depth that
it was intended to be. In addition, the anisotropy is poor due
to the use of buffered oxide etch (BOE), and possibly from
the pressure being too high in the dry etch recipe, as shown
in Figure 3. In addition, the silicon dioxide undercutted the
nitride. Therefore, the focus for this experiment was focused
on the etch component of the dual damascene process.
Abstract—Dual damascene fabrication requires precise dry-
etching. Two different methods were investigated: via-first and
trench-first. It was found under conditions tested with that
micromasking occurred, which was caused by damage to the
resist. This caused the dielectric regions to be etched in the
unmasked regions, as well as causing significant roughness.
However, both etch techniques were found to have the
capability of being used in a university dual damascene
process.
Index Terms—Dual Damascene, trench, via, micromasking,
copper interconnects, RIE etch
Figure 1: Dual Damascene Structure.
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Figure 2: Kalia dual darnascene structure showing Si02 undercutting of
Nitride
~O~O~LOO r~ C~I%.C
Nitride RIE Etch
Power 200W
Pressure 100 mTorr
SF6 20 sccm
Etch Rate 1588 A/mm
Table 2: Nitride etch specifications
The via-first etch process starts with first level g
line lithography. The via mask has multiple different line
and space dimensions for comparison of the varying etch
rates. After photo lithography, the wafers are etched to
remove the TEOS, nitride, and then thermal oxide.
TEOS/Thermal Oxide Etch
Power 200 W
Pressure 70 mTorr
CHF3 65 sccm
Ar 65 sccm
02 5 sccm
TEOS Etch Rate 814 A/mm
Si02 Etch Rate 350 A/mm
Table 3: TEOS/Thermal Oxide etch specifications
The recipes are listed in Table 1,2, and 3. The
thermal oxide needed to be etched for a much longer period,
The via-first and trench-first design both started
with the same starting layers. A thermal oxide was grown to
8000 Angstroms for use as the bottom ILD. Then 1500
Angstroms of silicon nitride (Si3N4) was deposited through
plasma enhanced chemical vapor deposition (PECVD). This
was used as an etch stop between top and bottom ILD. Last,
8000 Angstroms of tetraethyl orthosilicate (TEOS) was
deposited through PECVD. This served as the top ILD.
Method Etch Step Etch Times (mm)
Via (1st ILD) 11
Nitride 1.083
Via-First
Via (2nd ILD) 11
Trench 11
Trench 11
Trench-First
Via 22
~-1i~
~o ~o~A
—
TEOS
Figure 3: Kalia Dual Damascene Structure with 3um via and 8um trench.
III. PROCESS FLOW
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Figure 4: Process Flow Chart- Trench First (Right); Via First (Left)
since the etch rate is about half of the TEOS etch rate. In
addition, the etch rate decreases at deep depths. Therefore,
half of the thermal oxide needed to be etched. Then the
wafers were ashed, and second level photo was performed.
The trenches were then etched. This also etched the
remaining thermal oxide in the process. The trench-first
process performed the same lithography steps (though
with different masks). However, the trench etch was first,
and only etched through the TEOS. In addition, there was
no nitride etch and the via etch was etched all the way
through.
IV. RESULTS
The vias were imaged through a SEM prior to
second level lithography, and is shown in Figure 5 and 6.
The etch appears anisotropic, and most of the dimensions
get near or slightly pass the etch stop. The dielectric looks
uniform and good quality. However, the resist is
significantly damaged. Looking at Figure 5 closely,
micromasking can be observed. In addition, in Figure 6 it is
clear that TEOS was etched from the top down, and is much
Figure 6: 3 urn vias showing etching of TEOS frorn the top
However, the trench-first and via-first damascene did show
the proper structure. In addition, they were relatively
antistrophic in nature and significantly more than that of
previous attempts. The micromasking problem seem to have
etched away all the nitride
V. RECOMMENDATIONS
The main problem with the culTent design is
micromasking is occurring causing the TEOS to pit,
resulting in a non-uniform surface. There are five possible
ways to correct this problem: reduce TEOS thickness,
reduce power, change thermal oxide to TEOS, addition of a
metal hard mask, and harden the resist through UV radiation
and an extended hard bake.
Figure 7: Via-first Dual Darnascene 2.5 urn via and 5 urn trenches
A. Reduce TEOS thickness
Reducing the TEOS thickness would shorten the etch time
leading to a smaller amount of time the resist could be
damaged. However, even if the TEOS was reduced to 4000
Angstroms, there would still likely be resist damage as the
via depth would by 13500 Angstroms. Figure 5 shows that
an 8000 Angstrom etch can cause resist damage. Therefore,
this could not be the entire solution.
B. Reduce Power
Reducing the power will cause less ion bombardment of the
resist reducing the possibility of thermal or chemical
damage of the resist. However, the entire etch recipe would
needed to be changed to keep the same anisotropy. In
addition, the power is already quite low, and it is unknown
if lowering the power would be enough to stop the resist
damage.
more prevalent ‘.. ~h small biases
Figure 5: 1 urn vias with photoresist on top of TEOS
and pitches. After the second level lithography for both the
via and trench first processes, the film is highly non-uniform
as seen in Figure 7 and 8. In addition, there is a high amount
of surface roughness and it appears that a majority of the
thickness of the TEOS has been etched down in the regions
suppose to be protected by the TEOS.
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Changing the thermal oxide to TEOS would reduce the etch
time as TEOS has a much faster etch time, and would
greatly reduce the amount of damage that might take place.
In addition, it would be more practical, since thermal oxide
cannot be grown below the interconnect in a fully processed
IC.
D. Addition ofa metal hard mask
The addition of a hard mask is probably the best solution to
the problem. The TEOS would not have damage, since it
would be protected by a metal, preferably aluminum layer.
Since Aluminum is more selective than resist it would allow
for the possibility for deeper trenches and vias. Figure 9
shows the cross-section with an aluminum hard mask.
capability. However, there has been some research on this
process without doing them simultaneously.
VI. CONCLUSION
Dual damascene fabrication requires a well defined etch
process. Via-first and trench-first etch processes were
completed. Under the recipes that were used micromasking
occurred, and the underlying TEOS to become pitted and
over etched. The surface roughness was great enough, that
the wafers could not go through CMP. However, both etch
techniques were found to have the capability of being used
in a university dual damascene process.
ACKNOWLEDGMENT
I would like to thank Dr. Michael Jackson, Keerti Kalia,
Dr. Sean Rommel, Guriqbal Josan, David Pawlik, David
Grund, Sean O’Brien, and the Semiconductor and
Microsystems Fabrication Laboratory staff.
REFERENCES
Kalia, Keerti. “Cu Dual Damscene: Design and Fabrication”. May
2007.
Jiun-Yu Lai, PhD. Mechanics, Mechanisms, and Modeling of the
Chemical Mechanical Process’ February 2001.
Suzuki, Kazuaki and Smith, Bruce. “Microlithography: science and
technology”. CRC Press, 2007.
Wolf, S. “Silicon Processing for the VLSI Era: Volume 4 — Deep
Submicron Process Technology”. Lattice Press, Califomia 2002.
P. Singer, “Making the Move to Dual Damascene Processing,”
Semiconductor International, August 1997, p. 79
Stanford Labmembers Semiconductor Nanofabrication Facility
Home page.< https://spf.stanford.edu/SNF>. 5/01/09
Figure 9: Cross of via etch with metal hard mask
E. Harden resist through UV radiation and extended
hard bake
This process involves flood exposing the resist after it has
already been developed for several minutes, and then
baking it between fifteen minutes to one hour between 130-
200 degrees C. This would allow the resist to be able to
survive under higher thermal temperatures, and be able to
endure under the high stress of the plasma. However, the
method does not work for all resists, and does not work for
all UV wavelengths. Generally the wavelength is around
224 nm, however, some do work for i-line wavelengths as
well. In addition, it is much more difficult to strip the resist
afterwards. Stanford and Berkeley both have tools that do
this, however, they heat the wafer while it is being flood
exposed and currently our university does not have this
C’. Change thermal oxide to TEOS
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4-Bit Microprocessor: Design, Simulation,
Fabrication, and Testing
A.J. Ryan, G.O. Phillips, Dr. R.E. Pearson, Dr. L.F. Fuller
Abstract— The work presented demonstrates the unique
ability of Rochester Institute of Technology’s Microelectronic
Engineering department to design, simulate, fabricate, and test
complex digital integrated circuits. Utilizing the resources
available, the author would be the first undergraduate at RIT to
successfully drive the creation of a microprocessor from design
through fabrication to test. The microprocessor created is the
most complex digital circuit ever fabricated at RIT. Fabrication
was completed on three lots using the well-established RIT sub
gm CMOS Process. Functional CMOS transistors were
demonstrated at the Metal 1 level, but complex digital
integrated circuits were not realized beyond that.
I. INTRODUCTION
This 4-bit microprocessor incorporates the use of twoaccumulator circuits (A & B), rithmetic logic unit
(ALU), input register, instruction register, output
register, phase generator, program counter, and NMOS PLA
(microcontroller) properly integrated to create a functional
microprocessor. Within these cells digital logic gates are
used to create the lowest level of hierarchical building
blocks. These digital devices include flip flops, data latches,
full adders, inverters, multiplexers, NAND gates, NOR gates,
transmission gates, tn-state inverters, and XOR gates to
name a few. Simulation results verified the functionality of
the circuit schematic design.
Once the circuit schematics (digital and analog) were verified
to be functional through simulation, the microprocessor was
laid-out (VLSI) using the Mentor Graphics software package
in a hierarchical fashion. Layout versus schematic (LVS)
checks were performed verifying each sub cell needed to
create the complete 4-bit microprocessor.
Fabrication was completed on three lots (5 - 6” wafers per
lot) using the well-established RIT sub-tim CMOS Process.
Key process parameters include single work function
technology, localized oxidation of silicon (LOCOS)
isolation, low doped drains (LDD), sidewall spacers on the
gate, two levels of metallization, and 13 lithography levels,
with a minimum gate length of 2 tim.
Electrical testing and characterization showed functionality
of NMOS and PMOS transistors at the Metal 1 level, but
complex devices needing Metal 2 were not realized at the
time of this writing. Characterization of the root cause is
currently completed, and will be explained below.
II. THEORY
A microprocessor can be thought of as the “brain” of a
computer. All instructions that are to be executed are sent
through the microprocessor first. The digital circuit
schematic of the 4-bit microprocessor can be viewed below
in Figure 5.
The 4-bit microprocessor completed for this project includes
SRAM (given), program counter, instruction register, phase
generator, micro-controller PLA (given), accumulator A,
accumulator B, ALU, input register, and output register.
The input ports include the main clock, main clear, program
data in bus, and input bus. The two outputs include carry
out, and the output bus.
All components must work together in the proper fashion in
order for the complete processor to work. If any one
component fails to work as expected, the overall device will
fail to function properly.
The program counter is a 4-bit device that counts from 0000
to 1111. It monitors the address of the active instruction.
Initially the PC is set to 0000, so the microprocessor starts at
the first instruction of the memory. [1]
The SRAM program memory is an 8 by 8 bit memory array
that stores the program. Each program line has an 8-bit
format: the four most significant bits (MSB) are the
instruction itself. The least significant bits (LSB) are the
data attached to the instruction (if necessary). [1]
Accumulator A is a 4-bit register that stores the intermediate
results computed by the microprocessor. Upon request
(Enable A), the accumulator result is placed on the internal
bus (IB). [1]
Figure 5: 4—Bft Microprorecsor Schematic
Accumulator B is similar to Accumulator A. It is mainly
used to supply the number to be added or subtracted from
Accumulator A to execute an addition or subtraction.
Accumulator B is a 4-bit register. [1]
The ALU, or arithmetic unit, is a 4 bit device that performs
the operation S=A+B (addition) or SA+(not_B +1)
(subtraction). [1]
The Input Register is a 4-bit register that gives the
opportunity to transfer the data from the outside world into
the microprocessor. [1]
The Output Register, another 4-bit device, transfers the
contents of the internal bus to the outside world. Usually,
this instruction is performed at the end of the program to
display the result. The output register stored the output data
on the falling edge of the clock. [1]
The Phase Generator is a 4-bit device that counts phase
“pulses” in a fixed order. This device reacts to the clock,
and each bit pulses high every fourth clock pulse, for
duration of 1 clock pulse. [1]
The Instruction Register is an 8-bit register that stores the
currently addressed contents of the program memory. [1]
The Micro-Controller is a programmable logic array (PLA).
This device basically controls the entire microprocessor.
Triggering from the phase generator this device loads and
enables almost every other device in the 4-bit microprocessor
with the instruction bits. The symbols with inputs/output
labeled may be seen below.
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As stated above, all devices must be working in unison for
the entire 4-bit processor to function properly. If any one
given cell fails to function properly, the processor as a whole
will surely fail.
III. SCHEMATIC CAPTURE, SIMULATION, AND VLSI DESIGN
In order to properly digitally characterize a 4-bit
microprocessor, the circuit schematic needs to be properly
configured. This involved the schematic capture of each
individual sub-component.
Schematic captures were performed using Design Architect
from the Mentor Graphics Design Manager suite.
Once the gate level schematics were created (Design
Architect), symbols were generated. The symbols were
created to accommodate the inclusion of each component
into a larger circuit. This allowed for the use of a
hierarchical design. A hierarchical design makes
troubleshooting much easier, as adjustments can be made
the fly.
Once each component was schematically captured, they w~
digitally simulated in QuickSim II (Mentor Graphics). Tl
was to verify functionality. In theory, if each sub-componc
simulates as expected, the overall microprocessor x~
function as expected. However, naming issues and ot~
various minute nuances can cause the overall device
function incorrectly or not at all.
Once all sub-components were simulated, their symbols wc
integrated into the whole 4-bit microprocessor schemat
This included the use of busses and rippers, port’s, win
and the symbols of each sub-component.
The complete processor was then simulated using QuickS
II. A program was loaded into the SRAM device ti
controlled the behavior of the simulation. Simulation
verifies that the input data is being properly delivered to
rest of the circuit. Simulation 2, verifies the over
functionality of the complete 4-bit processor. Lastly,
simulation of the student’s choosing was to be run a
evaluated for correctness. This completed the requiremel
for the digital simulation of the 4-bit microprocessor.
As stated above, each individual sub-component v~
schematically captured and simulated to characterize
device.
I .
Figuiv 7: Program Counter Schematic Capture
Figure 3 shows the schematic capture of the progrt
counter. This schematic includes the use of a single tx~
input Nand gate, an inverter logic gate, and four flip-flops.
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Figure 4 represents the simulated program counter.
output bits respond to the enable count input pulsing high
the falling edge of the clock. The output bus counts dm
from 16 in binary (F in hexadecimal) with each compll
clock count. The individual output bits can be viewed at I
bottom, and represent the “output bus” on a bit level.
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Figure 5, above, shows the gate level schematic of the
instruction register. This included the use of two inverters, a
single and logic gate, four tn-state inverters, and 8 flip-flops.
The instruction register is an 8-bit device. The memory bus
accounts for the 8-bits on the input side. The outputs include
4-bits dedicated to the instruction bus, and 4-bits to the
internal bus (IB).
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Figure 6 represents the digitally simulated instruction
register. With an input of “0 5”, this device reacts to the
falling edge of the clock signal. At the falling edge of the
first clock pulse, a value of 0 is sent to the TB, whereas a
value of 5 is sent to the instruction line. Both the instruction
bus and TB are set to 0 when the reset is triggered.
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Figure 7, shows the schematic of a 4-bit phase generator.
This device includes the use of two inverters, four xor logic
gates, and four flip-flops. The preset inputs on the flip-flops
are all tied high (VCC) on this device.
S __
Figure 8, shows the output waveforms from the digital
simulation of the phase generator. This device shows that
the output phase bus reacts to the falling edge of the clock.
Starting with the least significant bit (phase 0), each output
bit goes high for the duration of one clock pulse width, and
then goes low, as the next bit is pulsed high for the duration
of one clock pulse width. The output bus counts 1, 2, 4, and
8 in succession as the clock cycles through the pulses.
1~ o.
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Figure 9 shows the circuit schematic of accumulator A. This
device includes the use of a single tow-input nand gate, a
single inverter, four tn-state inverters, and four flip-flops.
This four-bit device sent four bits to the IB, and four bits to
the ALU.
I it~nre 14: .4ccuiuuh+tor .4 Sim Lat~on
Figure 10 shows the simulated output of accumulator A.
When the input is loaded with a value of 5, and enable A
held low, the ALU bit gets loaded with a value of 5 on the
falling edge of the clock. When the Enable A input is pulsed
high, the TB reacts by being loaded with the input value.
Both output bits are reset to 0 when the clear input is pulsed
high. With enable A held high and clear held low, both the
TB and ALU busses are loaded with the value on the input
bus.
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Figure 11 shows the layout of the Accumulator A circuit.
Fig u re.6: ccc mulato Sc henn;tic Cart nrc
The schematic of accumulator B is very similar to that of
accumulator A. Like accumulator A this device includes the
use of a single two-input nand gate, a single inverter, and
four flip-flops. This device outputs all four-bits to the ALU.
~1~1~1~ j•••l~J~ [~1 SI
1=
~ 1 7:.~ccurnu1ator B Lmulatim
The simulation of accumulator B shows that the device reacts
to falling edge of the clock. With the input held at a value of
5, the output is loaded with the same value at the falling edge
of the clock. The output is set to a value of 0 as the clear
input is pulsed high.
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Figure 14 shows the schematic capture of the A]
(Add/Subtract) circuit. This rather complex device incluc
the use of four inverters, five multiplexors (mux), four I
adder circuits, and four tn-state buffers. This device tal
the outputs of accumulator A and accumulator B and outp
them to a single four-bit output.
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Figure 19: ALL Sir i lation
Figure 15 shows the output waveforms of the ALU circi
When the AddSub input is high the device performs
subtraction function (A from B). When the AddSub input
held low the device is supposed to perform an additi
function. This subtraction function is shown cleanly on~
Sum bus; however there seems to be a problem with
addition function. This may explain the initial problems t
were noticed with the ALU in the larger microproces
simulations. Instead of reading a value of 7, a value of ‘x
shown. The fact that this device does not perform
addition function explains why the overall device fails
function properly on at the ALU bus. Update: this dev
was fixed and the addition operation was restored to work
order. This enabled the entire microprocessor to function
desired. The high impedance seen on the Cout line ~
fixed as well.
I ~ ~
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Figure 16 shows the schematic of the input register. 1
simplest component of the 4-bit microprocessor, this dev
only includes the use of four tn-state buffer logic gates. 1
4-bit device supplies the TB with 4-bits of data.
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Figure 21: Input Register Simulation
Figure 17 shows the simulation of the input register. It’s
very simple. With enable held high, the output bus replicates
the data loaded onto the input bus.
H: 1
Figure 18 shows the circuit schematic of the output register.
This device uses two inverters, a single two-input nand gate,
and 4 flip-flops. The output of this device is the output of
the entire 4-bit microprocessor. The input of this device
comes from the four-bits of the lB. The inverter shown after
the nand gate was removed by the end o the project. Figure
18 shows a rising edge device, whereas we needed the
processor to react to the falling edge. Removing the inverter
gate fixed this problem, and allowed the processor to
function as desired.
Figure 23: Output Register Sioroolatiou
Figure 19 shows the simulation of the output register. With
the lB loaded with a value of 5, the device reacts to the rising
edge of the clock. As explained above, this device was
converted over to a falling edge device. This colTection
enabled the microprocessor to function properly. At the first
rising edge (converted to falling edge), the output is loaded
with the value seen on the input. The output shows that
value, until the circuit is reset, at which point the output bus
is loaded with a value of
0.
Figure 21 shows simulation 1, performed to verify that the
input data was correctly being delivered to the instruction
register. All outputs reacted to falling edge of the clock
signal. With each clock pulse the instruction register is
loaded with the first value of the program data, at the same
time the TB is loaded with the second value of the program
data. As the phase bits count up, the SRAM address also
counts up reacting every 4th pulse width of the clock.
Simulation 1 used a clock period set to 100. The main clear
input was held at 5 at time 0, and pulsed down to 0 at time
10. The simulation was run for 3600.
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Figure 26: 4-Bit Microprocessor Simulation 2
Simulation 2, shown in Figure 22, shows the output of the
overall circuit. First, the device performs an addition
operation (5+2=7). Next, 4 is added to the output giving a
value of B. B is then sent to the output line. Then, a value
of 4 is subtracted from ‘C’, giving a value of 8. This is then
sent to the output line. The device then goes into a state of
‘No-Op’.
program data in bus, and input bus. The two outputs include
carry out, and the output bus.
This hierarchical design allowed for relatively easy
troubleshooting of an individual sub-component, which
would flow through all designs using that part. This is a
novel idea, however it only works when you can access it.
The problems encountered with this device were fixed, and
the hierarchical design allowed for corrections to be made.
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figure 24: (~onop1ete 4—Ilk \licroprocessor Schematic Capture
Figure 20 shows the 4-bit microprocessor completely wired
together. This includes all of the sub-components integrated
together. The input ports include the main clock, main clear,
0/S3;
1/17;
2/40;
3/20;
4/40;
Sf12;
6/261;
7/40;
8/00;
9/00;
1*/00;
6/00;
C/GO;
0/00;
6/00;
Ff00;
Figure 27: Custom 514AM t’rogram for Simulation 3
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Figure 25 shows the analog version of the circuit schematic.
This schematic also left the SRAM cell off of the schematic
with additional input and outputs to compensate.
Figure 26 shows the VLSI layout created from the anal
schematic shown in figure 25. This layout is a floor plan
how the microprocessor will look when fabricated on I
silicon wafers. The layout was used to create the lithograp
masks needed to fabricate the digital circuit.
IV. FABRICATION
Fabrication was completed on three lots (Five 6” wafers I
lot) using the well-established RIT sub-l.tm CMOS Proce
This process was developed and characterized by Dr. Ly
Fuller at RIT. Key process parameters include single wc
function technology, localized oxidation of silicon (LOCC
isolation, low doped drains (LDD), sidewall spacers on 1
gate, two levels of metallization, and 13 lithography levt
with a minimum gate length of 2 l.tm. The complete pron
flow can be viewed below in Figure 27.
Step Process Area CommentNo.
1 Scribe Scribe Wafer ID
2 4-Pt Probe Metrology Resistivity
Particle3 RCA Clean Wets Measurements
4 Pad Oxide Diffusion 500A Dry Ox
5 Pad Nitride CVD 1 500A Nitride
6 Level I Litho N-Well
Pad Nitride7 Etch Plasma EtchEtch
N-Well Phos, l5OkeV,8 ImplantImplant 9.5E12
9 Resist Ash Etch
10 RCA Clean Wets
1 1 Well Oxide Diffusion 5000A Wet
.UIJ1J.iii.’i..iI.Ii F-1JJI111 i• uhF- lii ~h[ihhb ~i1Jhi
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Figure 24 shows the simulation of a custom instruction set,
created by myself. First, using an LDA operation, the
program data is loaded to the JR and lB. Next an addition
operation is performed adding 3 and 7. The resulting value
of ‘A’ is then sent to the output line. Next ‘A’ is subtracted
from ‘D’ giving a result of 3. This is then sent to the output
line. ‘3’ is then added to ‘2’ yielding a value of ‘5’. ‘5’ is
then subtracted from ‘6’ yielding ‘1’. This value is then sent
to the output line, before the device goes into a “No-Op”
state. This custom simulation gave great insight to the
overall ‘~“~ - f4~ - - “~
i c 30: .SI Layoot of ihe m’ero rocL ~sor
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Oxide
Pad Nitride12 Etch Hot PhosEtch
P-Well Boron, 5OkeV,13 ImplantImplant 2E13
1100°C for 1014 Well Drive Diffusion hours
Well Oxide15 Etch BOEEtch
16 RCA Clean Wets
17 Pad Oxide Diffusion 500A Dry Ox
18 Pad Nitride CVD 3500A Nitride
19 Level 2 Litho Active
Pad Nitride20 Etch Plasma EtchEtch
21 Resist Ash Etch
22 Level 3 Litho P-Well Stop
Channel Stop Boron, I OOkeV,23 ImplantImplant 8E13
24 Resist Ash Etch
25 RCA Clean Wets
26 Field Oxide Diffusion 6500A Wet Ox
Pad Nitride27 Etch Hot PhosEtch
Pad Oxide28 Etch BOEEtch
29 Kooi Oxide Diffusion 1 000A Wet Ox
Blanket Vt Boron, 6OkeV,30 ImplantImplant 7E1 1
31 Level 4 Litho PMOS Vt Adjust
PMOS Vt Boron, 6OkeV,32 ImplantImplant 2.6E12
33 Resist Ash Etch
Kooi Oxide34 Etch BOEEtch
35 RCA Clean Wets
36 Gate Oxide Diffusion 1 5oA Dry Oxide
37 Poly Dep CVD 6000A Poly
38 Poly Dope Diffusion N+
39 Etch SOG Etch BOE
40 4-Pt Probe Metrology Sheet Resistance
41 Level 5 Litho Poly
42 Poly Etch Etch Plasma Etch
43 Resist Ash Etch
44 Level 6 Litho n-LDD
n-LDD Phos, 6OkeV,45 ImplantImplant 2.5E13
46 Resist Ash Etch
47 Level 7 Litho p-LDD
p-LDD Boron,48 ImplantImplant 5OkeV,4E13
49 Resist Ash Etch
50 RCA Clean Wets
51 TEOS Dep CVD PECVD 4000A
52 TEOS Anneal Diffusion
Sidewall
53 Spacer Etch
Formation
54 Level 8 Litho N+ D/S
~ N+ D/S Phos, 6OkeV,ImplantImplant 2EI5
56 Resist Ash Etch poop
57 Level 9 Litho P+ D/S
p+ D/S Boron, 5OkeV,Implant58 Implant 2EI5
59 Resist Ash Etch
60 RCA Clean Wets
61 D/S Implant DiffusionAnneal
62 TEOS Dep CVD 4000A PECVD
63 Level 10 Litho Contact Cut
64 Contact Cut Etch BOEEtch
65 Resist Ash Etch
66 RCA Clean Wets
0.75 pmAl67 Metal 1 Dep Metal (sputtered)
68 Level 11 Litho Metal 1
69 Metal 1 Etch Etch Plasma Etch
70 Resist Ash Etch
71 TEOS Dep CVD 4000A PECVD
72 Level 12 Litho Via
73 Via Etch Etch BOE
0.75 limAl74 Metal 2 Dep Metal (sputtered)
75 Level 13 Litho Metal 2
76 Metal 2 Etch Etch Plasma Etch
77 Resist Ash Etch
78 Sinter Diffusion
SEM, See if stuff
~ Electrical Test works....
Fi~:re 31: RIT Sub~~pm CMOS Process 121
contact
Figure 32: CMOS Cross Section 121
Figure 28 shows the cross section of the CMOS devices.
This project included many firsts for the RIT
Microelectronic Engineering department. These firsts include
the true implementation of a 4-level per plate lithography
setup, and first use of the tiny chip I/O padframe and probe
card. This circuit is the most complex digital IC ever
fabricated in the SMFL.
LJW:214 PMOS Family of Curves
Figures 31 and 32 show the I-V characteristics of a
(L/W) PMOSFET. The family of curves shows a dn
current of —0.3 mA when 5 volts is applied to the gate
saturation mode. The Id versus Vgs plot shown in Figure
shows a threshold voltage (Vt) of -1.2 volts. Also tak
from this plot, the max transconductance was found to be’
6.25 1iS.
V. RESULTS AND ANALYSIS
Functional CMOS transistors were demonstrated at the Metal
I level.
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LIW:214 NMOS ID VS VOS
Figures 33 and 34 show the I-V characteristics of a 2/4
(L/W) NMOSFET. The family of curves shows a drain
current of —~0.4 mA when 5 volts is applied to the gate in
saturation mode. The Id versus Vgs plot shown in Figure 34
shows a threshold voltage (Vt) of 0.8 volts. Also taken
from this plot, the max transconductance was found to be
10 jiS.
Scanning electron microscopy (SEM) was performed.
Resulting images may be viewed below.
Fi~i ~ I: ~ ~Ie 5L3 ~ fl S 1)eviee
Beyond single devices, it was found through electrical testing
that more complex integrated circuits were non-functional.
An in depth look at the metallization process through
electron microscopy was performed to try and pinpoint the
root cause.
Initially believed to be an improper via etch, it was found
that the root cause behind non-functioning devices needing
M2 was due to oxidation of the Ml film. Post via etch, a 34
nm Aluminum Oxide (Al203) had formed prior to the M2
deposition. This may have formed during the photoresist ash
process that uses an oxygen plasma at increased
temperatures. This is clearly shown in Figure 39. This thin
oxide is an insulating barrier between the Ml and M2 films.
This forms a fairly large capacitor causing the devices to be
non-functional under CMOS test conditions. The SEM’s that
were taken verifkj the highly probable reason as to why
VG
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devices needing M2 do not function. For future work, a
sputter etch immediately prior to the M2 deposition would
help mitigate this problem.
VI. CONCLUSION
The creation of working transistors and simple devices is a
major milestone on the path to demonstrating complex digital
circuits. The RIT Sub-jim process has been proven to be a
robust technology that yields functional devices. SPICE
models for this technology have allowed for the proper
simulation and layout of the circuits. Although many
obstacles have occurred during the fabrication process, skill
based engineering has allowed for the rectification of most of
the issues. Oxidation of the metal 1 film was found to be the
root cause as to why devices needing metal 2 were non
functional. It is believed that utilization of a sputter etch
prior to the metal 2 deposition would solve this problem.
Although complex digital integrated circuits were not
realized, the project is still widely viewed as a success.
Insight has also been gained in many problem areas of the
CMOS process, which can be improved upon in future
projects. Much progress has been made towards the
feasibility of complex digital circuits, such as a 4-bit
microprocessor to be designed, simulated, fabricated, and
tested to be functional at RIT.
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The Role of Fluorine in Growth Rate Enhancemeii
and Charge Suppression on a Low Temperature
Thermally Grown Si02 Interface Layer
Brian R. Silkey
Abstract— Integration of CMOS devices on to glass
substrates has many process constraints. One of these is
the melting point of the substrate, which is much lower
than silicon. Normally a thermal oxide is desired for use
as the gate dielectric, but at the lower temperature
I. INTRODUCTION
A quality thermal oxide at low temperatures, below 700°C
is not possible using standard oxidation techniques.
To try and promote a higher oxidation rate and create
denser and more quality oxide fluorine can be added
into the ambient. The fluorine also acts as an etchant
to any oxide that has been grown on the substrate
already and this effect can override any enhancement
and lead to etching at high fluorine concentrations [1].
The balancing of the enhancement and etching needs
to be achieved and testing of the dielectric properties
of the resulting oxide growths.
II. EQUIPMENT SETUP
The experiment was done with the following conditions; a
horizontal hot-walled furnace with an 800°C torch was
outfitted with a direct injection Ar/F2 inlet with a ratio of 95
to 5. A mass flow controller was used to control Ar/F2 and
02 flow. The experiment used 4” p-type bare Si wafers, and
the 02 flow rate was held at 5 Lpm for the experiemtnt
while the Ar/F2 was varied from 0 to 330 sccm per minute.
The temperature was kept constant at 700°C and the
resulting oxide thickness measurements were performed
using a Woollam VASE ellipsometer. Oxide quality was
investigated using C-V characteristics measured using
evaporated Al and sputtered Mo capacitors which had a 2
hour 600°C N2 anneal preformed after the sputter.
constraints due to the substrate it is not possible. One
potential solution to this is they use of fluorine as an
oxidation enhancement source is the ambient.
Index Terms—Thermal Oxide, AR/F2 , Gate Dielecti
Thin Film Transistors
III. GROWTH RATE RESULTS
The experiment showed that there was a enhancement of up
to three times the oxide thickness and a great reduction in
the amount of void space in the oxide compared to a run
with no fluorine added. Over the range of fluorine flow rates
the transition fi-om enhancement to etching dominance starts
to occur which decreased oxide thickness as well as oxide
density.
Ar/F2 Flow (sccm)
Void
Sample (5% F2 in argon) Thickness (A) Space
0 0 66 37%
1 220 176 1.6%
2 110 113 16%
3 110 108 10%
4 330 70 40%
Fig. I. Experimental results of oxide growths over varying AR/F2 flows
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Sintering Results, Sample 1
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Fig. 2. Graphical representation of results
IV. IV.C-V MEASUREMENT RESULTS
The C-V testing of the aluminum capacitors shows that the
oxide was good quality with sharp C-V curves, with the
electrical and optical data matching well. The number of
surface states was slightly higher than desired but
reasonable. A sinter was prefromed on the capacitors which
lowered the charge levels and improved the C-V
characteristics some.
The molybdenum sputter was done in order to determine the
feasibility of directly sputtering Mo as a gate onto the oxide.
The results show that there was a large positive shift in the
threshold voltage which is most likely due to damage the
plasma introduced. Other than the increase of fixed charge
there was only a slight degradation of the C-V
characteristics and if the V~ shift is predictable the process
could be viable. A sinter was preformed on the Mo sample,
but for a yet undetermined reason it appeared to only
degrade the C-V results.
Oxide Growth Enhancement using ArIF2
- -• - Oxide Thickness
- 4!- - % Void Space % Void Space
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Fig. 4. C-V test results and sinter comparison
Optical Electrical —
Thickness (A) Thickness(A) Vt (V) Nss
Molybdenum Sputter Results
—~ —~c;. &OOE-1~-
Sample 1 Sinter 176 193 -0.43
Sample 2 Sinter 113 119 -0.41 4.42~
Sample 3 No Sinter 108
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- --~-_
- _______
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Fig. 3. C-v test summary
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Fig. 5. Al Comparison of Al and Mo samples
94
Molybdenum Sinter
—~_______
6~OGE~iO
Voltatge (V)
Fig 6. Mo sifter C-V results
V. V.CONCLUSIONS/FUTURE WORK
Growth rate enhancement was observed in the process
window, and further oxidation runs should be completed to
more precisely find the optimal fluorine concentration for
oxide enhancement. Also a study into the effects of different
soak time and temperatures should be conducted to see the
its effects on the optimal fluorine concentration.
The Mo sputter still needs work to be useful for device
fabrication. First the sintering process needs to be better
understood and the process improved. The anneal should
also be improved upon to improve the quality of the Mo
process.
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Metastable States and Leakage in PN Junction
Diodes
P. Whiting, K. Hirschrnan, Rochester Institute of Technology
Abstract—The low-temperature annealing kinetics of ion
implanted silicon is a critical factor worthy of consideration
when thin film crystalline silicon is processed on a low
temperature substrate. Deep Level Transient Spectroscopy,
Thermally Stimulated Current and Current-Voltage
characteristics suggest that competition between Solid Phase
Epitaxial Regrowth and dislocation loop formation is a critical
factor in silicon implanted with P31 ions and annealed at
temperatures ranging from 525CC to 65O~C. Solid Phase
Epitaxy dominates the kinetics of fully amorphized samples
annealed at 525CC, where shallow-level trap states dominate
the reversed-bias leakage current of diodes. At low implanted
doses (where the substrate is not completely amorphized) and
at 65O~C, dislocation loop nucleation and growth seems to
dominate annealing kinetics, resulting in the formation of a
deep-level trap at .528 eV.
Index Terms—Ion Implantation, Metastable States,
Shockley Read Hall (SRH) Recombination, Deep Level
Transient Spectroscopy (BETS), Thermally Stimulated
Current (TSC)
I. INTRODUCTION
A critical factor in the processing of semiconductordevi es on l w temp rature substrates is the re ed
thermal budget allowed for semiconductor processing. This
is especially true of situations where defect states caused by
previous processing steps must be annealed out, as is the
case after the implantation of charged ions into the substrate
in order to form a metallurgical junction.
The act of Ion Implantation generates massive numbers
of point defects within the semiconductor. Annealing at
elevated temperatures will reduce the number of defects
present in the semiconductor due to ion implantation, but
will also generate a new group of defects as point defects
bond with impurities present in the lattice and with each
other. The states generated as part of the Ion Implantation
process as well as the states formed by annealing at elevated
temperatures are called Metastable States because they lead
to a higher energy state within the semiconductor crystal but
require substantial input energy in order to dissociate.
Because of the lower allowed processing temperature,
full annealing of all defect states may be impractical and
time consuming at best or impossible at worst. If these
states exist within the depletion region caused by ionization
of impurity atoms at the metallurgical junction, they will
lead to a leakage path for carriers within the junction and
increase the current in the reverse biased mode. This
increase in current will increase the power-consumption of
devices fabricated in this manner and may also necessitate
circuit complexity which would be unnecessary otherwise.
The source of this leakage current is the phonon-assisted
recombination of carriers at defect sites. This process was
first observed and characterized by Shockley Read and
~. SRH Recombination is the dominant recombination
pathway in indirect band-gap semiconductors and, as such,
has been studied with a variety of analytical techniques such
as Deep Level Transient Spectroscopy2 (DLTS) and
Thermally Stimulated Current (TSC)
The purpose of this study was to analyze the effects of
dose and annealing temperature on the presence of
metastable states in diodes fabricated on bulk p-type silicon
at mid-range temperatures of 525CC to 65O~C. These
metastable states were analyzed using DLTS as well as
through TSC measurements.
II. THEORY
In an SRH Recombination event, the energy given off is
transferred to the semiconducting crystal as a lattice vibration
and momentum is not conserved. This contrasts with a
Direct Recombination event, in which the energy given off is
released in the form of a photon and in which momentum is
conserved.
SR}I Recombination is a four-pathway kinetic process in
which electrons or holes may be either captured or emitted.
Carrier capture by a trap state is a thermally independent
process in which a trap captures a carrier and its charge state
is adjusted to account for this trapped carrier. The kinetics
of capture of holes or electrons may be described with the
following equations.
~P =cr~v~p (1)
en = a~nvnn (2)
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(3)
(4)
In these equations, v~, and v,, represent the thermal velocity
of holes and electrons, respectively. The terms p and n
represent the carrier concentrations of holes and electrons
and the terms a~ and a1, represent the capture cross-sections
of an electron filled trap or a hole filled trap.
A trap state may also emit a carrier as part of a thermally
driven emission process where the carrier currently trapped is
freed and the trap state reverts to the opposite charge of the
carrier emitted. The emission kinetics of holes and electrons
are described as follows.
dnr/dt=—n~(e +c~)+pr(e~ +c,,) (6)
In order to determine the true rates and the true transient
concentration of trap states, the rates above and their
associated concentrations must be multiplied by the true
concentration of trapping states.
In the simplest case of SRH Recombination, only two
charge states are permitted for a single defect structure, a
neutral state and a positively or negatively charged state. In
some cases, most notably for vacancies in semiconductors,
it is possible for multiple charge states to exist past the
neutral state. These cases represent dynamics which require
far more complex analysis and will not be treated in this
text.
Deep Level Transient Spectroscopy is a method of
observing the transient characteristic of charging and
discharging of traps within a semiconductor. This is
.
ti
Fig. 1. A diagram of the kinetic processes associated with SRH
Recombination for a p-type trap residing below mid-gap
e,, = upNcvpe~_ET)~~
e~ = JNvV,,e(_T_~)I~
In these equations, v~, and v~ represent the thermal velocity
of holes and electrons, respectively. The terms N~ and N5
represent the density of states in the valence and conduction
bands and the terms a~, and a~ represent the capture cross-
sections of an electron filled trap or a hole filled trap. E~ and
Ec represent the energy of the valence and conduction band
edges while ET represents the energy of the trap level
emitting and capturing carriers. The Boltzmann Constant is
represented as k and T is the temperature of the
semiconductor.
It follows from the preceding description that trap states
may exist in either a hole-filled configuration (PT) or an
electron-filled configuration (nT). A hole-filled configuration
may capture an electron or emit a hole and an electron-filled
configuration may either capture a hole or emit an electron.
Given the constraints listed above, the differential equations
defining the transient characteristics of hole-filled and
electron-filled trapping states may be described as follows
where the variable t is the time associated with the transient
process. It is important to note that these terms describe the
kinetics of formation assuming a concentration of trap states
equal to unity.
Fig. 2. A diagram of a DLTS transient. The solid line represents the
voltages of the applied biasing and the dashed line represents the carrier
transient.
accomplished by applying a time-varying voltage signal to
the device structure. This signal can be sinusoidal, as in the
case of a lock-in technique, or a square wave of variable
duty cycle, as is the case in a boxcar differentiation
technique. During boxcar differentiation, the signal is
designed to bias the structure in such a way that traps fill
during a short “filling” pulse (labeled hereafter as tç) and
then emit when the signal transitions to a much longer
“emission” pulse (hereafter labeled te). For the purposes of
modeling, this emission pulse may be assumed to be
infinite.
Measurement of the charge transient occurs during the
emission pulse, as it is typically dominated by
thermalization of carriers from filled trap states. Boxcar
differentiation is achieved by measuring the charge levels
present within the semiconductor at two separate points, t1
and t2, in order to derive an expression for the discrete
differential charge. In this situation, the filling pulse acts as
a means of defining the initial concentration of trapped
charge, the transient of which is observed during the
emission pulse.
With these constraints in mind, the following expression
for the observable decay in filled trap states over time maydp~/dt=n~(e,, +cP) PT(eP ±c~) (5)
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be derived, where A is a thermally-dependant attenuation
factor and F is a filling factor dependant on tf and the
temperature. C0 represents the quasi-static capacitance of
the structure and £~C represents the transient response
measured from t1 to t2.
AC/C0 = —(2NT / NA )AF[e~” — e(2eI~] (7)
The current in a PN Junction diode may be expressed
using the ideal diode equation, where 10 is the base current,
V is the voltage applied to the diode,
1 = 1~ (e171”T — 1) (8)
The base current, I~, is the sum of the diffusion current,
1diff, and the recombination-generation current, ‘RG• 1RG may
be expressed as the product of the diode area, A, the
intrinsic carrier concentration, n~, the fundamental charge, q,
and the rate of capture and emission from a hole or electron
trap. If only hole states are assumed, this current may be
expressed as the rate of capture and emission from a hole
trap alone.
‘RG p~/dt(1/2)q~~1 (9)
By invoking the depletion approximation for a PN
junction diode, the capture rates for both electrons and
holes may be neglected. Additionally, if the assumption is
made that any trap states being measured exist more than .5
meV from the mid-gap, one of the two thermal emission
terms may be neglected and 1RG may be re-expressed as
follows, yielding an equation for measurement of Thermally
Stimulated Current.
‘RG = (1/2)qAWn1e~0e~T’~’~ (10)
III. EXPERIMENTAL METHOD
P-Type silicon substrates with a measured resistivity
equal to 10-25 ohm-cm were RCA cleaned and oxidized in
an 02 ambient for 40 minutes at 900CC in a Bruce 7670
Oxidation Furnace. This thermal processing resulted in the
growth of approximately lOOnm of 5i02. Following this
oxidation, these samples were patterned using positive
photoresist and a shadow mask with openings ranging in
circular dimension from 1mm to 4mm in diameter.
Following exposure and development in TMAH, the resist
was cured for 5 minutes at 1 50CC in order to harden the
photoresist in preparation for ion implantation.
The open areas created by exposure and development
were etched to a thickness of 100 Angstroms of Si02 in a
10:1 mixture of Buffered Oxide Etchant (BOE) and H20.
The samples were implanted with the P31 isotope of
Phosphorus at an energy of 75 KeV, a tilt of T and a
rotation of 45~ in a Varian 350D Ion Implanter. The
implanted dose varied between samples from lx10~3
atom/cm2 to 2x10’5 atom/cm2. The remaining oxide
present over the implanted regions was etched away and the
photoresist mask was stripped in acetone. Following an
RCA Clean, samples were annealed in an N2 ambient for 4
hours at two temperatures for each implanted dose, 525 ~C
and 650CC.
After thermal annealing, samples were aligned by hand to
the shadow masks used for patterning of the implant mask
layer. A layer of aluminum approximately 200nm thick
was deposited on the front and back sides of each sample in
a CVC Glass Jar Evaporator.
The devices created were tested for Current-Voltage
characteristics from voltages of lv to -5V. All devices on
each sample were tested and the average reversed bias
current was analyzed at -lv reverse bias and -3.5V reversed
bias. Following Current-Voltage testing, samples were
analyzed with DLTS in a Sula Technologies Deep Level
Transient Spectrometer over a temperature range of 80K to
400K using time delays of .lms to 5ms. A filling pulse of
.5V amplitude and an emission pulse of -lv to -3V were
used. Two samples of interest annealed at 525CC with
implanted doses of 1x10~3 atom/cm2 and lxlO’4 atomlcm2
were analyzed at -1V reversed bias using TSC over a
temperature range of 1 ~C to 90CC.
IV. RESULTS/DISCUSSIONS
Current-Voltage analysis of the samples fabricated
demonstrates that leakage current in PN Junction diodes
fabricated by ion implantation depends strongly both on the
annealing temperature as well as the implanted dose when
annealing is performed at low temperatures. At both -IV
reversed bias and -3.5V reversed bias, diode leakage was
significantly reduced for samples annealed at 525CC for four
hours in comparison to samples annealed at 650CC for four
hours. Given the long time period over which annealing
occulTed, the difference in quality of diodes fabricated at
these two separate temperatures suggests the formation of
some metastable state at higher temperatures which causes
degraded performance.
Analysis at -1V reverse bias indicates that diode quality
is inversely dependent upon implanted dose when annealing
at 525CC. This suggests that 525C is a sufficiently high
temperature to induce Solid Phase Epitaxial regrowth (SPE)
of damage resulting from Ion Implantation. In comparison,
leakage current in diodes annealed at 650CC appears to be
reduced with reduced implanted ion dose past a threshold of
1x1014 atom/cm2. This suggests that metastable states
which are contributing to the diode leakage form throughout
the implanted region past this threshold.
Analysis of Current-Voltage characteristics at -3 .5V
indicates that leakage current depends on reversed bias
voltage strongly at low doses, where current increases
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Fig. 4. Average leakage current at -3.5V reverse bias for samples annealed
at 525CC and 65O~C.
dramatically at higher bias. This suggests the presence of
some metastable defect deeper from the metallurgical
junction at lower doses both at 525CC and 650CC.
Current-Voltage analysis at -1V and -3.5V suggests the
presence of dislocation loops or some other efficient
recombination-generation source throughout the implanted
region at an elevated temperature of 650CC for high-dose
implants. At lower doses, these dislocation loops manifest
themselves at the end of range only. Annealing at a
temperature of 525 ~C does not provide sufficient energy to
induce the growth of large numbers of extended defects
throughout the implanted region. At higher doses, extended
defects do not manifest themselves at all at 525CC,
suggesting that full amorphization allows SPE kinetics to
dominate dislocation loop formation.
DLTS analysis of the samples fabricated did not yield
any results. A scan from 80K to 400K revealed only the
noise-floor of the instrument. This suggests that the damage
causing the observed leakage is likely too shallow to be
observed, either by remaining filled during the emission
pulse or being closer to the metallurgical junction than three
times the Debye Length. It is possible for the devices
formed with lower implanted doses that the damage is too
deep such that it exists in the flat-band region during
biasing.
1.OOE-05
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Fig. 5. Thermally Stimulated Current Analysis of a PN Junction diode
implanted with lxi 0 ‘~ P31 atom/cm2. Analysis indicates two separate trap
levels existing at .528 eV and .202eV.
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TSC Analysis of a sample implanted with a dose of
1x1013 atomlcm2 and annealed at 525CC indicates the
presence of two separate trap levels; one with an energy
35 36 37 38 39 40 41 42 43
1.001-08
1/kT)&J2)
Fig. 6. Thermally Stimulated Current Analysis of a PN Junction diode
implanted with ixlO’4 P31 atom/cm2. Analysis indicates two separate trap
levels existing at.l78eV.
.528 eV higher than the valence band and one with an
energy .202 eV higher than the valence band.
TSC of the sample implanted with a dose of lxlO’4
atomlcm2 and annealed at 525CC indicate a single trap level
with an energy .178 eV higher than the valence band.
This corroborates Current-Voltage Data that suggests the
presence of dislocation loops and improper SPE regrowth at
lower implanted doses. TSC further suggests the presence
of monovacancies or defect-impurity pairs at higher doses.
V. CONCLUSION
Current-Voltage and Thermally Stimulated Current
analysis of P31-Implanted samples annealed at 525C and
650C indicate the presence of metastable states manifesting
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Fig. 3. Average leakage current at -iv reverse bias for samples annealed at
525CC and 650~C.
themselves as deep level (.528 eV) and shallow level (.202
eV and .178 eV) traps. Deep Level trapping seems to be
caused by the presence of dislocation loops. In samples
annealed at 650CC, these dislocation loops are present
throughout the implanted region for high implanted doses.
This is not the case for samples annealed at 525CC. For
samples annealed at both 650CC and 525CC, dislocation
loops manifest themselves at the end of the implanted range
1.00 1-04
8
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—~---650dc6 C
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only for low doses. This indicates that the kinetics
associated with Solid Phase Epitaxy dominate annealing
kinetics at 525CC for fully amorphised samples while
Dislocation Loop nucleation and growth can effectively
compete with Solid Phase Epitaxy at 65O~C, even when
samples are fully amorphized. The presence of Shallow
Level Traps at both medium and light doses suggests that a
perfectly crystalline state is not achieved when annealing at
low temperatures and that monovacancies or vacancy-
impurity pairs are still thermodynamically stable in the
525CC to 65O~C range.
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